

**SRM UNIVERSITY**  
**Faculty of Engineering and Technology**

**DEPARTMENT OF EIE**

**Course Code** :15EI201  
**Course Title** :DIGITAL PRINCIPLES AND SYSTEM DESIGN  
**Year& Semester** : II / III  
**Course duration** : ODD semester (June - Nov 2016)  
**Location** :

**Faculty Details:**

Name of the staff	Section	Office	Office Hours	Mail ID
Mrs.N.Deepa	EIE	IT TECH PARK 14 <sup>th</sup> floor	9.00am to 4.00pm	deepa.n@ktr.srmuniv.ac.in
Mrs.A.Asuntha	EIE	IT TECH PARK 14 <sup>th</sup> floor	9.00am to 4.00pm	asuntha.a@ktr.srmuniv.ac.in

**REFERENCE BOOKS**

1. Morris Mano M, “*Digital Logic and Computer Design*”, 4<sup>th</sup> edition Prentice Hall of India, 2002.
2. Floyd, “*Digital Fundamentals*”, 8th edition, Pearson Education, 2003.
3. Charles. H, Roth, “*Fundamentals Logic Design*”, Jaico Publishing, IV edition, 2002.
4. John Yarbrough. M, “*Digital Logic, Application & Design*”, 4<sup>th</sup> edition ,Thomson, 2002.
5. John Wakerly. F, “*Digital Design Principles and Practice*”, 3rd edition, Pearson Education, 2002.

**Web Resource:**

- [people.clarkson.edu/~tortmeyer/.../Fundamentals%20of%20Digital%20Electronics](http://people.clarkson.edu/~tortmeyer/.../Fundamentals%20of%20Digital%20Electronics)
- [www.forum.allaboutcircuits.com](http://www.forum.allaboutcircuits.com)
- [www.daenotes.com](http://www.daenotes.com)

**Prerequisite :**

NIL

**Objective:**

1. Simplify the mathematical expressions using Boolean functions and simple problem
2. Implement the combinational logic circuits
3. Design the various synchronous and asynchronous circuits.
4. Understand the various memory devices
5. Apply the circuits in real time application

**Tentative test details and portions:**

<b>Cycle Test - I:</b>	08.08.16	Unit I
<b>Cycle Test –II:</b>	23.08.16	Unit II & III
<b>Cycle Test - III:</b>	25.09.16	Unit IV & V

### Assessment details

Cycle test I	10 Marks
Cycle test I	15 Marks
Cycle test - III	15 Marks
Surprise test	05 Marks
Quiz	05 Marks
<b>TOTAL</b>	<b>50 Marks</b>

### Outcomes

Students who have successfully completed this course

Course outcome	Program outcome
<p>Can develop digital circuits design</p> <ul style="list-style-type: none"> <li>• Sequential circuits and combinational circuits use in IC can be developed</li> <li>• Apply the knowledge of counters and shift registers practically</li> <li>• Introduction to asynchronous sequential circuits and state assignment for complex systems</li> <li>• Study of various memory devices and its applications.</li> </ul>	<p>A: The student will have a broad knowledge in Digital circuits.</p> <p>B: The student will have a potential to solve mathematical expressions using Boolean functions and simple problems.</p> <p>C: The student will implement combinational and sequential circuits</p> <p>D: Student will have a ability to design sequential circuits</p> <p>E : The student will have a broad knowledge to various memory devices.</p>

### Detailed Session Plan

Day	Name of the topics	Reference
	<b>UNIT I: NUMBER SYSTEM &amp; MINIMIZATION TECHNIQUES</b>	
DAY 1	Review of number system	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.

DAY 2	Types and conversion	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 3	Codes :Weighted binary codes BCD,(8421)2421 Code	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 4	Non weighted code Excess 3 code,	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 5	Gray Codes,Conversion of Binary to gray and Gray to Binary code	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 6	Boolean algebra, Basic laws of Boolean Algebra De– Morgan’s Theorem	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 7	Switching functions	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 8	Simplification using K Maps	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 9	Quine McCluskey method	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
	<b>UNIT II: COMBINATIONAL CIRCUITS</b>	
DAY1 0	Design of logic gates, Design of Combinational circuits	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 11	Half adder, Full Adder, Half subtractor ,Full subtractor	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 12	Parallel binary Adder, Subtractor, Serial Adder, BCD Adder	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.

DAY 13	Comparators , 4-bit magnitude comparator	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 14	Code converters : BCD to binary Converter, Binary to Gray code converters, Gray to Binary Converters	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 15	Encoders, Decoders	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 16	Surprise Test	
DAY 17	Multiplexers	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 18	Demultiplexers	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
	<b>UNIT III: SYNCHRONOUS AND ASYNCHRONOUS SEQUENTIAL CIRCUIT</b>	
DAY 19	Flip flops : SR Characteristic table and equation, D Characteristic table and equation	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 20	JK Characteristic table and equation T Characteristic table and equation	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 21	Realization of one flip flop using other flip flops JK,SR,T,D	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 22	Counters Up/Down counters	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 23	Modulo-n counter, Johnson counter	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 24	Shift registers , serial in serial out, Parallel in parallel out	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.

DAY 25	Design of synchronous and Asynchronous sequential circuits	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 26	State diagram, state reduction, state assignment, State minimization	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 27	Excitation table and maps, Circuit implementation	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
	<b>UNIT IV: MEMORY DEVICES AND LOGIC FAMILIES</b>	
DAY 28	Memory Organization, Capacity, Density, Signals Basic Operations, Read, Write, Address, data Signals	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 29	Memory Read, Write Cycle, Synchronous Burst SRAM, Dynamic RAM Burst.	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 30	Distributed Refresh, Types of DRAMs, ROM , Mask ROM	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 31	First In-First Out (FIFO) Memory last in-first out (LIFO) memory	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 32	Classification of memories - ROM RAM PROM – EPROM EEPROM	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 33	Digital logic families Logic and their characteristics TTL ,Tristate gates, ECL, CMOS	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 34	PLA	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY 35	PAL, PLD	Morris Mano M, “ <i>Digital Logic and Computer Design</i> ”, 4 <sup>th</sup> edition Prentice Hall of India, 2002.
DAY	Quiz	

36		
	<b>UNIT V: DIGITAL APPLICATION</b>	
DAY 37	Gate circuits, Game control circuits,	John Yarbrough. M, “ <i>Digital Logic, Application &amp; Design</i> ”, 4 <sup>th</sup> edition ,Thomson, 2002.
DAY 38	Combinational circuit Odd prime number detector.	John Yarbrough. M, “ <i>Digital Logic, Application &amp; Design</i> ”, 4 <sup>th</sup> edition ,Thomson, 2002.
DAY 39	Design of Now serving system	John Yarbrough. M, “ <i>Digital Logic, Application &amp; Design</i> ”, 4 <sup>th</sup> edition ,Thomson, 2002.
DAY 40	Event detector circuit	John Yarbrough. M, “ <i>Digital Logic, Application &amp; Design</i> ”, 4 <sup>th</sup> edition ,Thomson, 2002.
DAY 41	Fire place control circuits	John Yarbrough. M, “ <i>Digital Logic, Application &amp; Design</i> ”, 4 <sup>th</sup> edition ,Thomson, 2002.
DAY 42	Seven segment display decoder	John Yarbrough. M, “ <i>Digital Logic, Application &amp; Design</i> ”, 4 <sup>th</sup> edition ,Thomson, 2002.
DAY 43	Elevator Control System: Elevator State Diagram, State Table, Input and Output Signals, Input Latches .	John Yarbrough. M, “ <i>Digital Logic, Application &amp; Design</i> ”, 4 <sup>th</sup> edition ,Thomson, 2002.
DAY 44	Traffic Signal Control System: Switching of Traffic Lights, Inputs and Outputs, State Machine	John Yarbrough. M, “ <i>Digital Logic, Application &amp; Design</i> ”, 4 <sup>th</sup> edition ,Thomson, 2002.
DAY 45	Revision	