



# SRM

UNIVERSITY

(Under section 3 of UGC Act 1956)

**M. Tech (Full Time) – VLSI DESIGN (FULL TIME)**

**Curriculum & Syllabus**

**(2013-2014)**

**Faculty of Engineering & Technology,  
SRM University,  
SRM Nagar, Kattankulathur – 603 203.**

**M. Tech. VLSI DESIGN (FULL TIME)**  
**Curriculum & Syllabus**  
**Batch 2013 – 2014 and onwards**

SI. No.	Category	No. of Credits			
		I Semester	II Semester	III Semester	IV Semester
1	Core Courses	12	12	-	-
2	Program Elective Courses	3	6	9	-
3	Supportive Courses	3	-	-	-
4	Interdisciplinary Course	-	3	-	-
5	Seminar	-	-	1	-
6	Project Work	-	-	6*	16**
Credits per semester		18	21	16	16
<b>Total Credits to be earned for the award of degree- 71</b>					

\* Project Work -Phase I  
\*\* Project Work -Phase II

**Core courses**

Course code	Course Title	L	T	P	C
VL2001	Digital Systems Design using Verilog	3	0	2	4
VL2002	CMOS Device Modeling	4	0	0	4
VL2003	Digital Signal processing structures for VLSI	3	2	0	4
VL2004	CMOS Analog VLSI	3	0	2	4
VL2005	VLSI Design Automation	4	0	0	4
OR					
VL2006	VLSI Technology	4	0	0	4
VL2007	Testing of VLSI Circuits	3	2	0	4
OR					
VL2008	Reconfigurable Architectures for VLSI	4	0	0	4

### Program Elective Courses

Course code	Course Title	L	T	P	C
VL2101	Digital System Synthesis and Verification	3	0	0	3
VL2102	Nano Electronics	3	0	0	3
VL2103	Low Power VLSI Design	3	0	0	3
VL2104	Neural Networks for VLSI	3	0	0	3
VL2105	VLSI Digital Signal Processing systems	3	0	0	3
VL2106	ASIC Design	3	0	0	3
VL2107	CMOS Mixed signal Circuit Design	3	0	0	3
VL2108	DSP Architectures and Applications	3	0	0	3
VL2109	Design of Semiconductor Memories	3	0	0	3
VL2110	System-on-Chip design	3	0	0	3
VL2111	Genetic Algorithms and their Applications in VLSI	3	0	0	3
VL2112	Reliability Engineering	3	0	0	3
VL2113	Fundamentals and Applications of MEMS	3	0	0	3
VL2114	RF VLSI Design	3	0	0	3
VL2115	High Speed VLSI	3	0	0	3
VL2116	Magneto-electronics	3	0	0	3
VL2117	VLSI interconnects and its design techniques	3	0	0	3
VL2118	Digital HDL Design and Verification	3	0	0	3
VL2119	Computational Aspects of VLSI	3	0	0	3
VL2120	Computational Intelligence	3	0	0	3
VL2121	Chromatic Graph Theory	3	0	0	3

### Supportive Courses

Course code	Course Title	L	T	P	C
MA2010	Graph theory and optimization techniques	3	0	0	3
EM2101	Computer Architecture	3	0	0	3
CO2105	Electromagnetic Interference & Compatibility in System Design	3	0	0	3

### Other Courses

<b>Course code</b>	<b>Course Title</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
VL2047	Seminar	0	0	1	1
VL2049	Project Work – Phase – I	0	0	12	6
VL2050	Project Work – Phase – II	0	0	32	16

**CONTACT HOUR/CREDIT:**

**L: Lecture Hours per week**

**T: Tutorial Hours per week**

**P: Practical Hours per week**

**C: Credit**

<b>VL2001</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>DIGITAL SYSTEMS DESIGN USING VERILOG</b>	<b>3</b>	<b>0</b>	<b>2</b>	<b>4</b>
	<b>Total Contact Hours - 75</b>				
	<b>Prerequisites :</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
HDL programming being fundamental for VLSI design this course concentrates on delivering the necessary concepts and features.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1	The student will learn the different abstract levels in Verilog for modeling digital circuits.				
2	The student will learn the basic CMOS circuit, characteristics and performance.				
3	The student will learn the designing of combinational and sequential circuits in CMOS				

### **UNIT I - BASIC CONCEPTS - VERILOG (9 hours)**

Operators, Basic concepts, Identifiers, System task and functions, Value set, Data types, Parameters, Operands, Operators, Modules and ports, Gate-level Modeling, Dataflow Modeling, Behavioral Modeling, Switch level modeling, Tri state gates, MOS Switches, Bidirectional switches, User defined primitives, Combinational UDP, Sequential UDP. Introduction to synthesis, Verilog HDL synthesis-Synthesis Design flow Test bench-lab exercise.

### **UNIT II – BASICS OF MOS TRANSISTORS (9 hours)**

MOS transistors- Threshold voltage- characteristics of MOS transistor-channel length modulation- short channel effects- Design of Logic gates using NMOS, PMOS and CMOS, Stick diagrams- Transfer characteristics of CMOS inverter- Power dissipation – Delay and sizing of inverters- Lab exercise.

### **UNIT III - CMOS – COMBINATIONAL CIRCUITS (9 hours)**

Static CMOS design-complementary CMOS - static properties-complementary CMOS design-Power consumption in CMOS logic gates-dynamic or glitching transitions - Design techniques to reduce switching activity - Radioed logic-DC VSL - pass transistor logic - Differential pass transistor logic -Sizing of level restorer-Sizing in pass transistor-Dynamic CMOS design-Basic principles - Domino logic-optimization of Domino

logic-NPCMOS-logic style selection -Designing logic for reduced supply voltages.

Lab exercise in Switch level modeling.

#### **UNIT IV - CMOS – SEQUENTIAL CIRCUITS (9 hours)**

Timing metrics for sequential circuit - latches Vs registers -static latches and registers - Bistability principle - multiplexer based latches-master slave edge triggered registers- non-ideal clock signals-low voltage static latches-static SR flip flop - Dynamic latches and registers-C<sup>2</sup>MOS register - Dual edge registers-True single phase clocked registers-pipelining to optimize sequential circuit latch Vs register based pipelines-non-Bistable sequential circuit-Schmitt trigger-mono stable -Astable -sequential circuit - choosing a clocking strategy.. Lab exercise in Switch level modeling

#### **UNIT V – SUB-SYSTEM DESIGN/ SYSTEM VERILOG (9 hours)**

Addition/Subtraction - Comparators- Zero/One Detectors- Binary Counters- ALUs Multiplication- Shifters- Memory elements- control: Finite-State Machines. Lab exercise.

#### **Practical (30 hours)**

#### **REFERENCES**

1. Samir palnitkar, "Verilog HDL", Pearson education, Second Edition,2003.
2. J. Bhasker, "A Verilog HDL Primer", Second Edition, Star Galaxy, 2005.
3. J. Bhasker, "A Verilog Synthesis: A Practical Primer", Star Galaxy, 1998
4. Jan.M.Rabaey., Anitha Chandrakasan Borivoje Nikolic, "Digital Integrated Circuits", Second Edition
5. Neil H.E Weste and Kamran Eshraghian, "Principles of CMOS VLSI Design", 2nd Edition, Addition ,Wesley, 1998.

<b>VL2002</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>CMOS DEVICE MODELING</b>	<b>4</b>	<b>0</b>	<b>0</b>	<b>4</b>
	<b>Total Contact Hours – 60</b>				
	<b>Prerequisites : Nil</b>				
<b>PURPOSE</b>					
This course deals with the modeling of MOS devices and their fundamental working concepts.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1	To make the student understand how MOSFET and other semiconductor devices are modeled				
2	To impart knowledge to simulate MOSFET for various operational requirements.				
3	To impart a knowledge on advanced structures of MOSFETs like SOIFET, FinFET				

### **UNIT I - ELECTRON AND HOLE DENSITIES IN EQUILIBRIUM (12 hours)**

Fermi – Dirac Statistics, Carrier concentration, Fermi level at equilibrium, recombination, Mobility of carriers, charge transport in semiconductors.

### **UNIT II - PN JUNCTION (12 hours)**

PN Junction under thermal equilibrium under applied bias, Transient Analysis, Injection and Transport model, Diode small signal and large signal model.

### **UNIT III – MOSFET (12 hours)**

Operation of Ideal MOS diode, Effects of mobile Ionic charges, Oxide charges and Interface states, C-V Characteristics, Threshold voltage of MOSFET, Bulk charge model, square law method (Level 1 is SPICE), Level 3 model in SPICE, BSIM Models.

### **UNIT IV - SECOND ORDER EFFECTS IN MOSFET (12 hours)**

Effect of Gate voltage on carrier mobility, Effect of Drain voltage on carrier mobility, Channel length modulation, Breakdown and punch through, Subthreshold current, Short channel effects., Meyer’s model, Small signal model.

**UNIT V - ADVANCED TOPICS****(12 hours)**

MOSFET scaling, Non-uniform doping in channel, SOI MOSFET, Buried channel MOSFET, Fin FET.

**REFERENCES**

1. Nandita Das Gupta, Amitava Das Gupta, “*Semiconductor devices, modeling and Technology*”, Prentice Hall of Indis, 2004.
2. Philip.E.Allen Douglas, R. Hoberg, “*CMOS Analog circuit Design*”, second edition, Oxford Press, 2002.
3. S.M. Sze, “*Semiconductor Devices-Physics and Technology*”, John Wiley and Sons, 1985.
4. Kiat Seng Yeo, Samir R.Rofail, Wang-Ling Gob, “*CMOS/BiCMOS VLSI-Low Voltage, Low Power*”, Pearson Education, Low price edition, 2003.

		L	T	P	C
VL2003	<b>DIGITAL SIGNAL PROCESSING STRUCTURES FOR VLSI</b>	3	2	0	4
	<b>Total Contact Hours – 75</b>				
	<b>Prerequisite :</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
DSPs are used in many application areas and hence has become an essential part of VLSIs. Hence to introduce the student about DSP structures, this subject is included.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To understand the fundamentals of DSP				
2.	To learn various DSP structures and their implementation.				
3.	To know designing constraints of various filters.				

**UNIT I - INTRODUCTION TO DIGITAL SIGNAL PROCESSING**  
**(15 hours)**

Linear System Theory- Convolution- Correlation - DFT- FFT- Basic concepts in FIR Filters and IIR Filters- Filter Realizations. Representation of DSP Algorithms-Block diagram-SFG-DFG.



**UNIT II - ITERATION BOUND, PIPELINING AND PARALLEL PROCESSING OF FIR FILTER (15 hours)**

Data-Flow Graph Representations- Loop Bound and Iteration Bound- Algorithms for Computing Iteration Bound-LPM Algorithm. Pipelining and Parallel Processing: Pipelining of FIR Digital Filters- Parallel Processing- Pipelining and Parallel Processing for Low Power. Retiming: Definitions- Properties and problems- Solving Systems of Inequalities.

**UNIT III - FAST CONVOLUTION AND ARITHMETIC STRENGTH REDUCTION IN FILTERS (15 hours)**

Cook-Toom Algorithm- Modified Cook-Toom Algorithm. Design of Fast Convolution Algorithm by Inspection. Parallel FIR filters-Fast FIR algorithms-Two parallel and three parallel. Parallel architectures for Rank Order filters-Odd Even Merge sort architecture-Rank Order filter architecture-Parallel Rank Order filters-Running Order Merge Order Sorter-Low power Rank Order filter.

**UNIT IV - PIPELINED AND PARALLEL RECURSIVE FILTERS (15 hours)**

Pipeline Interleaving in Digital Filters- Pipelining in 1st Order IIR Digital Filters- Pipelining in Higher- Order IIR Filters-Clustered Look ahead and Stable Clustered Look ahead- Parallel Processing for IIR Filters and Problems.

**UNIT V - SCALING AND ROUND OFF NOISE: (15 hours)**

Introduction to Scaling and Roundoff Noise- State Variable Description of Digital Filters- Scaling and Roundoff Noise Computation-Round Off Noise Computation Using State Variable Description- Slow-Down- Retiming and Pipelining.

**REFERENCES**

1. K.K Parhi: “*VLSI Digital Signal processing*”, John-wiley, 2<sup>nd</sup> Edition Reprint, 2008.
2. John G.Proakis, Dimitris G.Manolakis, “*Digital Signal Processing*”, Prentice Hall of India, 1<sup>st</sup> Edition, 2009.

<b>VL2004</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>CMOS ANALOG VLSI</b>	<b>3</b>	<b>0</b>	<b>2</b>	<b>4</b>
	<b>Total Contact Hours – 75</b>				
	<b>Prerequisites :</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
Analog circuits are essential in interfacing and building amplifiers and low pass filters. This course introduces design methods for CMOS analog circuit.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To understand CMOS analog circuits design				
2.	To simulate Analog circuits using H SPICE.				
3.	To learn noise modeling of CMOS analog circuits				

### **UNIT I - ANALOG CMOS SUB-CIRCUITS (9 hours)**

Introduction to analog design, Passive and active current mirrors, band-gap references, Switched Capacitor circuits - basic principles, sampling switches, switched capacitor integrator, switched capacitor amplifier, simulation of CMOS sub circuits using SPICE.

### **UNIT II - CMOS SINGLE STAGE AMPLIFIERS (9 hours)**

Common-Source stage (with resistive load, diode connected load, current-source load, triode load, source degeneration), source follower, common-gate stage, cascode stage, folded cascode stage. Frequency responses of CS stage, CD stage, CG stage, cascode stage, simulation of CMOS amplifiers using SPICE.

### **UNIT III - DIFFERENTIAL AMPLIFIER & OPERATIONAL AMPLIFIERS (9 hours)**

Single-ended and differential operation, basic differential pair – qualitative and quantitative analyses, common-mode response, differential pair with MOS loads, Performance parameters of op-amp, one stage op-amp, two-stage CMOS op-amp, Gain boosting, slew rate, power supply rejection, Simulation of differential amplifiers using SPICE.

### **UNIT IV - OSCILLATORS (9 hours)**

General considerations, Ring oscillators, LC oscillators – cross-coupled oscillators, Colpitts oscillator, One-port oscillator, and voltage controlled oscillators. Simulation of oscillators using SPICE.

**UNIT V - NOISE CHARACTERISTICS****(9 hours)**

Statistical characteristics of noise, Types of noise - thermal noise, flicker noise, Representation of noise in circuits, noise in single-stage amplifiers (CS, CD and CG stages), noise bandwidth.

**Practical****(30 hours)****REFERENCES**

1. Razavi, “*Design of analog CMOS integrated circuits*”, McGraw Hill, Edition 2002.
2. Gray, Meyer, Lewis, Hurst, “*Analysis and design of Analog Integrated Circuits*”, Willey International, 4<sup>th</sup> Edition, 2002.
3. Allen, Holberg, “*CMOS analog circuit design*”, Oxford University Press, 2<sup>nd</sup> Edition, 2012.

		L	T	P	C
<b>VL2005</b>	<b>VLSI DESIGN AUTOMATION</b>	<b>4</b>	<b>0</b>	<b>0</b>	<b>4</b>
	<b>Total Contact Hours – 60</b>				
	<b>Prerequisite</b>				
	<b>MA2010</b>				
<b>PURPOSE</b>					
There is a great need for methods to automate VLSI design methods. This course introduces the automation techniques.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To impart knowledge on implementation of graph theory in VLSI				
2.	To impart knowledge on automation methods for VLSI physical design				
3.	To impart knowledge on automation methods on VLSI interconnects.				

**UNIT I - DATA STRUCTURES AND BASIC ALGORITHMS****(12 hours)**

Basic terminology – Complexity Issues and NP-Hardness: algorithms for NP-hard problems-Basic algorithms: Graph algorithms, computational Geometry algorithms- Basic data structures-Graph algorithms for physical design: classes of graphs in physical design, relationship between graph classes,

graph problems in physical design, algorithms for Interval graphs, permutation graphs and circle graphs.

**UNIT II - PARTITIONING AND CLUSTERING (12 hours)**

Partitioning and Clustering Metrics -Move-Based Partitioning Methods - Mathematical Partitioning Formulations -Clustering :Hierarchical Clustering ,Agglomerative Clustering -Multilevel Partitioning.

**UNIT III - FLOORPLANNING AND PLACEMENT (12 hours)**

**Floorplanning:** Early research-Slicing floorplan - Floorplan representation- Packaging floorplan representation-Recent advances in floorplanning.

**Placement-**Introduction- Problem formulation- Simulation based placement algorithms- Partitioning based placement algorithms-cluster growth- Quadratic assignment-resistive network optimization.

**UNIT IV – ROUTING and COMPACTION (12 hours)**

Global Routing- Detailed routing- Over the cell routing and via minimization- clock and power routing. Problem Formulation - Classification of Compaction algorithms- 3/2 dimensional compaction-2D compaction- Hierarchical compaction- Recent trends in Compaction.

**UNIT V - ISSUES ON INTERCONNECTS (12 hours)**

Timing driven Interconnect synthesis-Buffer insertion basics-Generalised buffer insertion-Buffering in layout environment-Global interconnect planning. Introduction to physical design for 3D circuits.

**REFERENCES**

1. N.A. Sherwani, “*Algorithms for VLSI Physical Design Automation*”, Kluwar Academic Publishers, 2002.
2. S.H. Gerez, “*Algorithms for VLSI Design Automation*”, John Wiley & Sons, 2008.
3. Sung Kyu Lim, “*Practice Problems in VLSI physical design Automation*”, Springer, 2008.
4. Charles J . Alpert, Dinesh P. Mehta, Sachin S. Sapatnekar , “*Hand book of algorithms of Physical design Automation* “, CRC press, 2009.
5. Jeffrey D Ullman “*Computational aspects of VLSI*”, Computer Science Press, 1984.
6. Sadiq M .Sait, Habib Youssef, “*VLSI Physical design automation theory and Practice*”, World Scientific Publishing, 1999.

VL2006		L	T	P	C
	<b>VLSI TECHNOLOGY</b>	<b>4</b>	<b>0</b>	<b>0</b>	<b>4</b>
	<b>Total Contact Hours – 60</b>				
	<b>Prerequisite</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
It will focus on micro-fabrication process such as lithography, thermal oxidation, Si/SiO <sub>2</sub> interface, dopant diffusion, ion implantation, thin film deposition, etching, and back-end technology. His paper deals with manufacturing of VLSI devices.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
After going through this course student will know about various technologies used for fabricating VLSI devices.					
1.	To understand the impact of the physical and chemical processes of integrated circuit fabrication technology on the design of integrated circuits.				
2.	To understand physics of the Crystal growth, wafer fabrication and basic properties of silicon wafers				
3.	To learn the various lithography techniques and concepts of wafer exposure system				
4.	To understand Concepts of thermal oxidation and Si/SiO <sub>2</sub> interface.				
5.	To learn concepts of dopant solid solubility, diffusion macroscopic point, different solutions to diffusion equation. Design and evaluation of diffused layers and its measurement methods.				
6.	To learn concepts of ion implantation, role of the crystals structures, high-energy implants, ultralow energy implants and ion beam heating methods.				

### **UNIT I - CRYSTAL GROWTH, WAFER PREPARATION, EPITAXY AND OXIDATION (12 hours)**

Electronic Grade Silicon, Czochralski crystal growing, Silicon Shaping, processing consideration, Vapor Phase Epitaxy, Molecular Beam Epitaxy, Silicon on Insulators, Epitaxial Evaluation, Growth Mechanism And kinetics, Thin Oxides, Oxidation Techniques and Systems, Oxide properties, Redistribution of Dopant At interface, Oxidation of Poly Silicon, Oxidation induced Defects.

## **UNIT II - LITHOGRAPHY AND RELATIVE PLASMA ETCHING ( 12 hours)**

Optical Lithography, Electron Lithography, X-Ray Lithography, Ion Lithography, Plasma properties, Feature Size control and Anisotropic Etch mechanism, relative Plasma Etching techniques and Equipments,

## **UNIT III - DEPOSITION, DIFFUSION, ION IMPLEMENTATION AND METALLIZATION (12 hours)**

Deposition process, Polysilicon, plasma assisted Deposition, Models of Diffusion in Solids, Flick's one Dimensional Diffusion Equation – Atomic Diffusion Mechanism – Measurement techniques – Range Theory- Implant equipment. Annealing Shallow junction – High energy implantation – Physical vapors Deposition – Patterning.

## **UNIT IV - PROCESS SIMULATION AND VLSI PROCESS INTEGRATION (12 hours)**

Ion implantation – Diffusion and oxidation – Epitaxy – Lithography – Etching and Deposition- NMOS IC Technology – CMOS IC Technology – MOS Memory IC technology - Bipolar IC Technology – IC Fabrication.

## **UNIT V - ANALYTICAL, ASSEMBLY TECHNIQUES AND PACKAGING OF VLSI DEVICES (12 hours)**

Analytical Beams – Beams Specimen interactions - Chemical methods – Package types – banking design consideration – VLSI assembly technology – Package fabrication technology.

## **REFERENCES**

1. S.M.Sze, “*VLSI Technology*”, McGraw Hill, 2<sup>nd</sup> Edition. 2008.
2. James D Plummer, Michael D. Deal, Peter B.Griffin, “*Silicon VLSI Technology: fundamentals practice and Modeling*”, Prentice Hall India, 2009.
3. Wai Kai Chen, “*VLSI Technology*” CRC press, 2003.

<b>VL2007</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>TESTING OF VLSI CIRCUITS</b>	<b>3</b>	<b>2</b>	<b>0</b>	<b>4</b>
	<b>Total Contact Hours – 75</b>				
	<b>Prerequisite</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
The purpose of testing a design is twofold: 1. To ensure that, before fabrication, the circuit behavior satisfies the intent of the designer.2. To detect faulty devices, after fabrication					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To gain knowledge on digital testing as applied to VLSI design.				
2.	To acquire knowledge on testing of algorithms for digital circuits				
3.	To learn various testing methods for digital circuits.				

#### **UNIT I - BASICS OF TESTING AND FAULT MODELING (15 hours)**

Introduction- Principle of testing - types of testing - DC and AC parametric tests - fault modeling - Stuck-at fault - fault equivalence - fault collapsing - fault dominance - fault simulation

#### **UNIT II - TESTING AND TESTABILITY OF COMBINATIONAL CIRCUITS (15 hours)**

Test generation basics - test generation algorithms - path sensitization - Boolean difference – D-algorithm – PODEM - Testable combinational logic circuit design.

#### **UNIT III - TESTING AND TESTABILITY OF SEQUENTIAL CIRCUITS (15 hours)**

Testing of sequential circuits as iterative combinational circuits - state table verification - test generation based on circuit structure - Design of testable sequential circuits - Ad Hoc design rules - scan path technique (scan design) - partial scan - Boundary scan

#### **UNIT IV - MEMORY, DELAY FAULT AND I<sub>DDQ</sub> TESTING (15 hours)**

Testable memory design - RAM fault models - test algorithms for RAMs – Delay faults - Delay test- I<sub>DDQ</sub> testing - testing methods - limitations of I<sub>DDQ</sub> testing

**UNIT V - BUILT-IN SELF-TEST****(15 hours)**

Test pattern generation of Built-in Self-Test (BIST) - Output response analysis - BIST architectures.

**REFERENCES**

1. P. K. Lala, “*Digital Circuit Testing and Testability*”, Academic Press, 2002.
2. M.L. Bushnell and V.D. Agrawal, “*Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits*”, Kluwar Academic Publishers, 2004.
3. N.K. Jha and S.G. Gupta, “*Testing of Digital Systems*”, Cambridge University Press, 2003.
4. Zainalabe Navabi, “*Digital System Test and Testable Design: Using HDL Models and Architectures*”, Springer, 2010.

<b>VL2008</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>RECONFIGURABLE ARCHITECTURES FOR VLSI</b>	<b>4</b>	<b>0</b>	<b>0</b>	<b>4</b>
	<b>Total Contact Hours – 60</b>				
	<b>Prerequisite :</b> Nil				
<b>PURPOSE</b>					
The purpose of reconfigurable architectures for VLSI ensures to understand the different configuration patterns, high speed computing and the usage of optical and run time configuration.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To gain knowledge on run time computing and its applications to VLSI.				
2.	To learn optical reconfigurable models.				
3.	To know the knowhow of various multi core architectures.				

**UNIT I - RECONFIGURABLE COMPUTING HARDWARE (12 hours)**

Logic- computational fabric, Array and interconnect-Extended logic-Configuration-Reconfigurable processing fabric architectures-RPF integration into traditional computing systems- operating system support for reconfigurable computing- Evolvable FPGA



## **UNIT II - MAPPING DESIGNS INTO RECONFIGURABLE PLATFORMS (12 hours)**

Structural mapping- integrated mapping- mapping for heterogeneous resources-Placement problem – clustering- simulated annealing – partition based placement – analytical placement- partitioning for granularity- partitioning of parallel programs- instance specific design

## **UNIT III - COMPUTATIONAL ARCHITECTURES FOR FP(12 hours)**

Precision analysis for fixed point computation- Distributed arithmetic for FPGA – CORDIC architectures for FPGA- Boolean satisfiability – SAT solvers

## **UNIT IV - OPTICAL RECONFIGURATION MODELS (12 hours)**

Simulation and scalability- Models, Basic algorithmic techniques- optical models – complexities of optical models- run time reconfigurability- Design and implementation

## **UNIT V - MULTI CORE ARCHITECTURES (12 hours)**

Multi core and many core architectures-state of the art multi core operating systems-parallelism and performance analysis

## **REFERENCES**

1. Scott Hauck, André Dehon ,“*Reconfigurable computing: the theory and practice of FPGA-based computation*”, Morgan Kaufmann publishers, 2008.
2. Ramachandran Vaidhyanathan and Jerry. L. Trahan “*Dynamic Reconfiguration: Architectures and Algorithms*”, Kluwer Academic publishers, 2003.
3. Andras Vajda, “*Programming many core chips*”, Springer, 2011.

		L	T	P	C
<b>VL2101</b>	<b>DIGITAL SYSTEM SYNTHESIS AND VERIFICATION</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours – 45</b>				
	<b>Prerequisite :</b>				
	Nil				
<b>PURPOSE</b>					
HDL programming is fundamental for VLSI design and hence this course is given.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To gain knowledge on Verilog HDL language				
2	To get an insight on system C				
3	To understand the object oriented features on Verilog				

#### **UNIT –I VERILOG - BASIC CONCEPTS (9 hours)**

Operators, Basic concepts, Identifiers, System task and functions, Value set, Data types, Parameters ,Operands, Operators, Modules and ports, Gate-level Modeling, Dataflow Modeling, Behavioral Modeling, Test bench-lab exercise.

#### **UNIT-II VERILOG - ADVANCED FEATURES (9 hours)**

Tasks and Functions, Timing and delays, Switch level modeling, Tri state gates, MOS Switches, Bidirectional switches, User defined primitives, Combinational UDP, Sequential UDP, lab exercise. Introduction to synthesis, Verilog HDL synthesis-Synthesis Design flow –lab exercise.

#### **UNIT-III SYSTEM VERILOG – INTRODUCTION (9 hours)**

Introduction to System Verilog – Literal values-data Types, Arrays, Data Declarations-attributes-operators, expressions, procedural statements and control flow. Processes in System Verilog – Task and functions.

#### **UNIT-IV OBJECT ORIENTED ANALYSIS IN SYSTEM VERILOG**

**(9 hours)**

Introduction to objects, its properties, methods, constructors- casting – chaining - Data hiding and encapsulation – polymorphism. Random constraints – randomization method. Inline constraints, Disabling random variables , controlling constraint, In-line random variable control-randomization of scope variable.

**UNIT- V SYSTEM VERILOG – ADVANCED FEATURES (9 hours)**

Interprocessor synchronization - communication- scheduling semantics- clocking blocks- assertions- Hierarchy-Interfaces- System Tasks & functions – system Verilog assertion API and coverage API.

**REFERENCES**

1. Samir palnitkar, ”Verilog HDL”, Pearson education, Second Edition,2003.
2. J. Bhasker, “A Verilog HDL Primer, Second Edition”, Star Galaxy, 1999.
3. J. Bhasker, “A Verilog Synthesis: A Practical Primer”, Star Galaxy, 1998.
4. System Verilog 3.1a –Language Reference Manual (Accellera Extensions to Verilog 2001), 2004.

		L	T	P	C
<b>VL2102</b>	<b>NANO ELECTRONICS</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisite</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
As a new and expanding field, with many implications, nanotechnology and nano electronics is going to pave way for new technologies. Hence this course introduced.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1	To learn the various limitation on MOSFETS and the alternates.				
2	To gain knowledge on SET and Carbon nano tubes in the design of transistors				
3	To learn the basics of molecular electronics and spintronics.				

**UNIT I - LIMITATION OF MOSFETS (9 hours)**

Classical mechanics and its drawbacks, Quantum mechanics, 1D problem - particle in a box, electron tunneling., MOSFET scaling, Non-uniform doping in channel, high K dielectrics, SOI MOSFET, Buried channel MOSFET, Fin FET.

**UNIT II - SINGLE ELECTRONICS (9 hours)**

Coulomb blockade, Electron tunnelling devices, Single electron transistors , Resonant Tunneling Diodes- principle and applications, Quantum computing, Quantum cellular automata

**UNIT III- CARBON NANO TUBES (9 hours)**

Carbon nano tubes – Basic structures, CNTFETs, Applications.

**UNIT IV - MOLECULAR ELECTRONICS (9 hours)**

Molecular wire conductance - Theories of Coherent Electron Transport in molecular junctions, Evaluation of the conductance for coherent transport, Incoherent transport and vibronic coupling, Molecular circuit elements, Circuits.

**UNIT V - SPINTRONICS (9 hours)**

Spin Vs charge, AMR, GMR, TMR, Spin devices- Spin valves, Magnetic tunnel junctions, Applications – memories (MRAM, STRAM), Logic device, and microwave oscillators.

**REFERENCES**

1. Rainer Waser, “*Nano Electronics and Information Technology: Advanced Electronic Materials and Novel Devices*”, 2<sup>nd</sup> Edition, Wiley-VCH, 2012.
2. Chonles P.Poole Jr., Frank. J. Owens, “*Introduction to Nano technology*”, John Wiley and Sons, 2009.
3. T. Pradeep, “*Nano: The essentials*”, Tata McGraw Hill, 2007.
4. Mark A. Ratner, Danill Ratner, “*Nano Technology: A Gentle Introduction to the Next Big Idea*”, Prentice Hall, 2003.

<b>VL2103</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>LOW POWER VLSI DESIGN</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours – 45</b>				
	<b>Prerequisite</b>				
	<b>VL2001</b>				
<b>PURPOSE</b>					
As there is always a need for power efficient circuits and devices, this course explain the methods for low power VLSI design.					
<b>INSTRUCTIONAL OBJECTIVES</b>					

1.	To design Low power CMOS designs, for digital circuits.
2.	To gain knowledge on low power circuit design styles for VLSI circuits.
3.	To understand software power estimation and optimization methods for VLSI circuits.

### **UNIT I - INTRODUCTION TO LOW POWER VLSI DESIGN AND ANALYSIS (9hours)**

Introduction to low power VLSI design-Need for low power-CMOS leakage current-static current- Basic principles of low power design-probabilistic power analysis-random logic signal-probability and frequency-power analysis techniques-signal entropy.

### **UNIT II - CIRCUIT LEVEL AND LOGIC LEVEL DESIGN TECHNIQUES (9hours)**

Circuit - transistor and gate sizing - pin ordering - network restructuring and reorganization - adjustable threshold voltages - logic-signal gating - logic encoding. Pre-computation logic.

### **UNIT III - SPECIAL LOW POWER VLSI DESIGN TECHNIQUES (9 hours)**

Power reduction in clock networks - CMOS floating node - low power bus - delay balancing Switching activity reduction - parallel voltage reduction - operator reduction -Adiabatic computation - pass transistor logic

### **UNIT IV - LOW VOLTAGE LOW POWER MEMORIES (9 hours)**

Basics of SRAM- Memory cell –Pre-charge and equalization circuit decoder-ATD Sense amplifier-Output latch-Low power SRAM technologies-types of DRAM –Basics of DRAM-Cell refresh circuit-HVG-BBG-BVG-RVG-VDC

### **UNIT V - SOFTWARE DESIGN AND POWER ESTIMATION(9 hours)**

Low power circuit design style - Software power estimation - co design, for low power.

### **REFERENCES**

1. Gary Yeap “*Practical Low Power Digital VLSI Design*”, Springer US, Kluwer Academic Publishers, 2002.
2. Kaushik Roy, Sharat C. Prasad, “*Low power CMOS VLSI circuit design*”, Wiley Inter science Publications",1987.

3. Kiat-Seng Yeo, Kaushik Roy, “*Low Voltage Low Power VLSI Subsystems*”, Tata Mc-Graw Hill, 2009.

VL2104		L	T	P	C
	<b>NEURAL NETWORKS FOR VLSI</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisite</b>				
	<b>VL2002</b>				
<b>PURPOSE</b>					
The purpose of this course is					
1. To introduce neural network concepts to the student					
2. To apply artificial neural network concepts in VLSI					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To gain knowledge on neural networks, its theory and various types.				
2.	To acquire knowledge on implementation of neural networks for VLSI problems.				
3	To learn Pulse stream technique in neural networks.				

### **UNIT I - INTRODUCTION AND BASIC CONCEPTS (9 hours)**

Introduction- Humans and Computers, the structure of the brain, learning in machines, the differences. The basic neuron- Introduction, modeling the single neuron, learning in simple neurons, the perception: a vectorial perspective, the perception learning rule, proof, limitations of perceptrons.

### **UNIT II - MULTILAYER NETWORKS (9 hours)**

The multi layer perceptron: Introduction, altering the perception model, the new model, the new learning rule, multi layer perception algorithm, XOR problem.

Multi layer feed forward networks, error back propagation training algorithm: problems with back propagation, Boltzman training, Cauchy training, combined back propagation, Cauchy training.

### **UNIT III - NEURAL VLSI (9 hours)**

Hopfield memories – the first generation of neural network VLSI, Pattern classification using neural networks, Computational requirement, MOSFET equations – a crash course, Digital accelerators, Op-amps and resistors, Superthreshold circuits for neural networks, Analogue/Digital combinations, MOS transconductance multiplier, MOSFET analogue multiplier, Imprecise low-area multiplier, Analogue , programmable – Intel Electronically

Trainable Artificial Neural Network (ETANN) chip, Analogue synaptic weight storage – Dynamic weight storage, Metal Nitride Oxide Silicon(MNOS ) networks, Floating-gate technology, Amorphous silicon synapses

**UNIT IV - PULSE STREAM TECHNIQUE (9 hours)**

Pulse encoding of information, Pulse stream arithmetic – addition and multiplication, Pulse stream communication, Pulse stream case studies – Edinburg SADMANN/ EPSILON work, The EPSILON chip, Process invariant summation and multiplication – the synapse, Pulse frequency modulation neuron, Pulse width modulation neuron, Switched-capacitor design, Per-pulse computation, EPSILON – The chosen neuron/synapse cells and results

**UNIT V - APPLICATIONS OF NEURAL VLSI (9 hours)**

Real time speech recognition, Applications of neural VLSI – dedicated systems, Hardware co-processors, Embedded neural systems, The future - Hardware learning with multi-layer perceptrons, The top-down approach: Virtual Targets, The bottom-up approach : weight perturbation, Test problem, Weight perturbation for hardware learning, Noisy synaptic arithmetic – an analysis, Noise in training , On-chip learning.

**REFERENCES**

1. R Beale & T Jackson, “*Neural Computing, An Introduction*”, Adam Hilger, 1990.
2. Freeman J.A. and Skapura B.M, “*Neural Networks, Algorithms Applications and Programming Techniques*”, Addison Wesley, 1991.
3. Alan Murray & Lionel Tarassenko , “*Analogue Neural VLSI*”, Chapman&Hall, 1994.

<b>VL2105</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>VLSI DIGITAL SIGNAL PROCESSING SYSTEMS</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites</b>				
	<b>VL2003</b>				
<b>PURPOSE</b>					
As DSP has become an essential component of VLSI applications, this					

Course discusses implementation methods and problems in optimization algorithm of VLSI DSP Systems.	
<b>INSTRUCTIONAL OBJECTIVES</b>	
1.	To know the various methods for implementation of DSP systems.
2	To understand the various implementations of VLSI DSP architectures for Arithmetic operations
3	To gain knowledge on low power DSP architectures.

**UNIT I - UNFOLDING (9 hours)**

Algorithm for Unfolding- Properties of Unfolding- Critical Path- Unfolding and Retiming- Applications of Unfolding. Folding: Folding Transformation- Register Minimization Techniques- Lifetime analysis-Data Allocation using forward-Backward register Allocation- Register Minimization in Folded Architectures- Folding of Multirate Systems.

**UNIT II - DIGITAL MULTIPLIER ARCHITECTURES (8 hours)**

Parallel Multipliers- Interleaved Floor-plan and Bit-Plane-Based Digital Filters- Bit-Serial Multipliers- Bit-serial Filter Design and Implementation- Canonic Signed Digit Arithmetic- Distributed Arithmetic.

**UNIT III - REDUNDANT ARITHMETIC (11 hours)**

Redundant Number Representations- Carry-Free Radix-2 Addition and Subtraction- Hybrid Radix-4 Addition- Radix-2 Hybrid Redundant Multiplication Architectures- Data Format Conversion- Redundant to Non redundant Converter . Numerical Strength Reduction: Sub expression Elimination- Multiple Constant Multiplication- Sub expression sharing in Digital Filters- Additive and Multiplicative Number Splitting.

**UNIT IV - SYNCHRONOUS AND ASYNCHRONOUS PIPELINING (9 hours)**

Synchronous Pipelining and Clocking Styles- Clock Skew and Clock Distribution in Bit-Level Pipelined VLSI Designs- Wave Pipelining- Constraint Space Diagram and Degree of Wave Pipelining- Implementation of Wave-Pipelined Systems- Asynchronous Pipelining- Signal Transition Graphs- Use of STG to Design Interconnection Circuits- - Implementation of Computational Units.

**UNIT V - LOW POWER VLSI DSP SYSTEMS (8 hours)**



Theoretical Background- Scaling Versus Power Consumption- Power Analysis- Power Reduction Techniques- Power Estimation Approaches.- Simulation Based Approach.

**REFERENCES**

1. K.K Parhi, “VLSI Digital Signal processing”, John-Wiley 2008.
2. Behrooz Parhami, “Computer Arithmetic : Algorithms & Hardware Designs”, Oxford University Press, 2<sup>nd</sup> Edition, 2010.

<b>VL2106</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>ASIC DESIGN</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisite</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
As VLSI implementation is largely in ASIC this subject is introduced here.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1	To learn the fundamentals of ASIC and its design methods				
2.	To gain knowledge on programmable architectures for ASICs				
3.	To understand the physical design of ASIC.				

**UNIT I - INTRODUCTION TO ASIC’S (7 hours)**

Types of ASICs - Design flow - CMOS transistors CMOS Design rules - Combinational Logic Cell - Sequential logic cell - Data path logic cell - Transistors as Resistors - Transistor Parasitic Capacitance- Logical effort - Library cell design - Library architecture .

**UNIT II - PROGRAMMABLE ASIC’S (9 hours)**

Anti fuse - static RAM - EPROM and EEPROM technology - PREP benchmarks - Actel ACT - Xilinx LCA -Altera FLEX - Altera MAX DC & AC inputs and outputs - Clock & Power inputs - Xilinx I/O blocks.

**UNIT III - PROGRAMMABLE ASIC LOGIC CELLS (9 hours)**

Actel ACT -Xilinx LCA - Xilinx EPLD - Altera MAX 5000 and 7000 - Altera MAX 9000 - Altera FLEX -Design systems - Logic Synthesis - Half gate ASIC -Schematic entry - Low level design language - PLA tools -EDIF-CFI design representation.

**UNIT IV - ASIC FLOOR PLANNING, PLACEMENT AND ROUTING (11 hours)**

ASIC Construction: Physical Design- System Partitioning- FPGA Partitioning- Partitioning Methods. Floorplanning and Placement: Floorplanning- Placement- Physical Design Flow. Routing: Global Routing - Detailed Routing- Special Routing. Design checks

**UNIT V - OPTIMIZATION ALGORITHMS (9 hours)**

Planar subset problem(PSP) -single layer global routing single layer detailed routing wire length and bend minimization technique-over the cell(OTC) Routing-multichip modules(MCM)-Programmable logic arrays-Transistor chaining-Weinberger Arrays-Gate Matrix Layout-1D compaction-2D compaction

**REFERENCES**

1. M. J. S. Smith, "Application Specific Integrated Circuits", Addison - Wesley Longman Inc., 1997.
2. Farzad Nekoogar and Faranak Nekoogar, "From ASICs to SOCs: A Practical Approach", Prentice Hall PTR, 2003.

		L	T	P	C
VL2107	<b>CMOS MIXED SIGNAL CIRCUIT DESIGN</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours – 45</b>				
	<b>Prerequisite</b>				
	<b>VL2002,VL2004</b>				
<b>PURPOSE</b>					
As many real life applications involve both analog and digital circuits, this course aims to introduce the problems in implementing Analog & Digital Circuits in a single silicon wafer.					
<b>INSTRUCTIONAL OBJECTIVES</b>					

1.	To know mixed signal circuits like DAC, ADC, PLL etc.
2.	To gain knowledge on filter design in mixed signal mode.
3.	To acquire knowledge on design different architectures in mixed signal mode.

### **UNIT I - PHASE LOCKED LOOP (9 hours)**

Characterization of a comparator, basic CMOS comparator design, analog multiplier design, PLL - simple PLL, charge-pump PLL, applications of PLL.

### **UNIT II - SAMPLING CIRCUITS (9 hours)**

Basic sampling circuits for analog signal sampling, performance metrics of sampling circuits, different types of sampling switches. Sample-and-Hold Architectures- Open-loop & closed-loop architectures, open-loop architecture with miller capacitance, multiplexed-input architectures, recycling architecture, switched capacitor architecture, current-mode architecture.

### **UNIT III - D/A CONVERTER ARCHITECTURES (9 hours)**

Input/output characteristics of an ideal D/A converter, , performance metrics of D/A converter, D/A converter in terms of voltage, current, and charge division or multiplication, switching functions to generate an analog output corresponding to a digital input. Resistor-Ladder architectures, current-steering architectures.

### **UNIT IV - A/D CONVERTER ARCHITECTURES (9 hours)**

Input/output characteristics and quantization error of an A/D converter, performance metrics of pipelined architectures, Successive approximation architectures, interleaved architectures.

### **UNIT V - INTEGRATOR BASED FILTERS (9 hours)**

Low Pass filters, active RC integrators, MOSFET-C integrators, transconductance-c integrator, discrete time integrators. Filtering topologies - bilinear transfer function and biquadratic transferfunction.

## **REFERENCES**

1. Razavi, “*Design of analog CMOS integrated circuits*”, McGraw Hill, Edition 2002.
2. Razavi, “*Principles of data conversion system design*”, Wiley IEEE Press, 1<sup>st</sup> Edition, 1994.
3. Jacob Baker, “*CMOS Mixed-Signal circuit design*”, IEEE Press, 2009.
4. Gregorian, Temes, “*Analog MOS Integrated Circuit for signal processing*”, John Wiley & Sons, 1986.

5. Baker, Li, Boyce, “CMOS : Circuit Design, layout and Simulation”, PHI, 2000.

VL2108		L	T	P	C
	<b>DSP ARCHITECTURE AND APPLICATIONS</b>	3	0	0	3
	<b>Total Contact Hours – 45</b>				
	<b>Prerequisite</b>				
	<b>VL2003</b>				
<b>PURPOSE</b>					
This course introduces Digital Signal processors.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To know various DSP architectures and their applications.				
2.	To gain technical knowhow of various DSP processors				

**UNIT I - OVERVIEW OF DIGITAL SIGNAL PROCESSING (9 hours)**

Advantages of DSP over analog systems, salient features and characteristics of DSP systems, applications of DSP systems. Common features of DSP processors, numeric representations in DSP processor, data path of a DSP processor, memory structures in DSP processors, VLIW architecture, special addressing modes in DSP processors, pipelining concepts, on-chip peripherals found in DSP processors.

**UNIT II - TMS320C5X PROCESSORS (9 hours)**

Architecture of TMS320C5X Processors- Assembly Instructions- Addressing Modes- Pipelining and Peripherals-Lab exercises

**UNIT III - TMS320C3X PROCESSORS (9 hours)**

Architecture of TMS320C3X- Instruction Set- Addressing Modes- Data Formats- Floating Point Operation- Pipelining and Peripherals- Lab exercises

**UNIT IV - BLACK FIN PROCESSOR (9 hours)**

Introduction to Black fin processor- Architecture overview-processor core-addressing modes-instruction sets-Targeted applications - Lab exercises.

**UNIT V - SHARC PROCESSOR (9 hours)**

VLIW Architecture- SHARC- SIMD- MIMD Architectures- Application: Adaptive filters-DSP based biometry receiver-speech processing-position control system for hard disk drive-DSP based power meter.

## REFERENCES

1. B.Venkatramani & M.Baskar, “*Digital Signal Processor*”, Tata McGraw Hill, 4<sup>th</sup> Edition, 2008.
2. Avatar Singh and S.Srinivasan, “*Digital signal processing*”, Thomson books, 2004.
3. K.K Parhi, “*VLSI DSP Systems*”, John Wiley, 2008.

		L	T	P	C
VL2109	<b>DESIGN OF SEMICONDUCTOR MEMORIES</b>	3	0	0	3
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites</b>				
	<b>VL2002</b>				
<b>PURPOSE</b>					
Memory is an important part in many digital circuits and microcontrollers. This course discusses implementation methods and problems in designing and making semiconductor memories.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To know the design of MOS memories and the various precautionary methods to be used in their design.				
2.	To gain knowledge on various testing methods of semiconductor memories.				
3.	To get an overview on reliability of semiconductors.				

### UNIT I - RAM

(9 hours)

SRAM Cell Structures-MOS SRAM Architecture-MOS SRAM Cell and Peripheral Circuit Operation-Bipolar SRAM Technologies-Silicon On Insulator (SOI) Technology-Advanced SRAM Architectures and Technologies-Application Specific SRAMs.

DRAM Technology Development-CMOS DRAMs - DRAMs Cell Theory and Advanced Cell Structures - BiCMOS, DRAMs - Soft Error Failures in DRAMs - Advanced DRAM Designs and Architecture-Application Specific DRAMs.

### UNIT II - NONVOLATILE MEMORIES

(9 hours)

Masked Read-Only Memories (ROMs)-High Density ROMs-Programmable Read-Only Memories (PROMs)-BipolarPROMs-CMOS PROMs-Erasable (UV) - Programmable Road-Only Memories (EPROMs)-Floating-Gate EPROM Cell-One-Time Programmable (OTP) Eproms-Electrically Erasable PROMs (EEPROMs)-EEPROM Technology And Architecture-Nonvolatile SRAM-Flash Memories (EPROMs or EEPROM)-AdvancedFlash Memory Architecture.

### **UNIT III- MEMORY FAULT MODELING AND TESTING (9 hours)**

RAM Fault Modelling, Electrical Testing, Peusdo Random Testing-Megabit DRAM Testing-Non-volatile Memory Modelling and Testing-IDDQ Fault Modelling and Testing-Application Specific Memory Testing

### **UNIT IV - SEMICONDUCTOR MEMORY RELIABILITY (9 hours)**

General Reliability Issues-RAM Failure Modes and Mechanism-Non-volatile Memory Reliability-Reliability Modelling and Failure Rate Prediction-Design for Reliability-Reliability Test Structures-Reliability Screening and Qualification.

### **UNIT V- ADVANCED MEMORY TECHNOLOGIES (9 hours)**

Ferroelectric Random Access Memories (FRAMs)-Gallium Arsenide (GaAs) FRAMs - Analog Memories-Magneto-resistive Random Access Memories (MRAMs)-Experimental Memory Devices. Memory Hybrids and MCMs (2D)-Memory Stacks and MCMs (3D)-Memory MCM Testing and Reliability Issues-Memory Cards-High Density Memory Packaging Future Directions.

### **REFERENCES**

1. Ashok K. Sharma, “*Semiconductor Memories*”, *Two-Volume Set*, Wiley-IEEE Press, 2003.
2. Brent Keith, R. Jacob Baker, Brian Johnson, Freng Lin, “*DRAM Circuit Design : Fundamental and High Speed Topics*”, Wiley-IEEE Press, 2<sup>nd</sup> Edition, 2008.
3. Betty Prince, “*High Performance Memories: New Architecture DRAMs and SRAMs - Evolution and Function*”, Wiley, Revised Edition, 1999.

<b>VL2110</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>SYSTEM ON CHIP DESIGN</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours – 45</b>				
	<b>Prerequisite</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
IP cores and application specific design is becoming the order of the day. Because of usefulness of this for both VLSI and embedded students this subject is provided.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To learn System on chip fundamentals, their applications.				
2.	To gain knowledge on NOC design.				
3.	To learn the various computation models of SOCs				

#### **UNIT I - INTRODUCTION**

**(9 hours)**

Introduction to SoC Design., Platform-Based SoC Design., Multiprocessor SoC and Network on Chip, Low-Power SoC Design

#### **UNIT II - SYSTEM DESIGN WITH MODEL OF COMPUTATION AND CO-DESIGN**

**(9 hours)**

System Models, Validation and Verification, Hardware/Software Codesign Application Analysis, Synthesis.

#### **UNIT III - COMPUTATION-COMMUNICATION PARTITIONING AND NETWORK ON CHIP-BASED SOC**

**(9 hours)**

Communication System: Current Trend, Separation of Communication and Computation. Communication-Centric SoC Design, Communication Synthesis, Network-Based Design, Network on Chip, Architecture of NoC

#### **UNIT IV - NOC DESIGN**

**(9 hours)**

Practical Design of NoC, NoC Topology-Analysis Methodology, Energy Exploration, NoC Protocol Design, Low-Power Design for NoC: Low-Power Signaling, On-Chip Serialization, Low-Power Clocking, Low-Power Channel Coding, Low-Power Switch, Low-Power Network on Chip Protocol

#### **UNIT V - NOC /SOC CASE STUDIES**

**(9 hours)**

Real Chip Implementation-BONE Series-,BONE 1-4, Industrial Implementations-,Intel's Tera-FLOP 80-Core NoC, Intel's Scalable

Communication Architecture, Academic Implementations-FAUST, RAW; design case study of SoC –digital camera

**REFERENCES**

1. Hoi-jun yoo, Kangmin Lee, Jun Kyoung kim, “Low power NoC for high performance SoC desing”,CRC press, 2008.
2. Vijay K. Madiseti Chonlameth Arpikanondt, “A Platform-Centric Approach to System-on-Chip (SOC) Design”, Springer, 2005.

<b>VL2111</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>GENETIC ALGORITHMS AND THEIR APPLICATIONS IN VLSI</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisite</b> <b>VL2005, VL2007</b>				
<b>PURPOSE</b>					
Optimization methods are necessary for making circuits and making device layouts. This course deals with Genetic Algorithm as an optimization application for VLSI design.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To gain knowledge on Genetic algorithms				
2.	To learn implementation of genetic algorithms for VLSI physical design problems				
3	To understand implementation of genetic algorithms for testing of VLSI circuits and technology mapping.				

**UNIT I - FUNDAMENTALS OF GENETIC ALGORITHM (9 hours)**

Terminologies – Simple Genetic algorithms – steady state algorithm – Genetic operators-types of GA-Genetic algorithms vs. Conventional algorithms – GA example – GA for VLSI design, layout and test automation.

**UNIT II - PARTITIONING (9 hours)**

Problem description – Circuit partitioning by genetic algorithms – hybrid genetic algorithms for ratio-cut partitioning.

**UNIT III - PLACEMENT AND ROUTING (9 hours)**



Placement: Standard cell placement – Macro cell placement – Standard cell placement on a network of workstations  
 Routing: Steiner problem in graph – macro cell global routing

**UNIT IV - GENETIC ALGORITHMS IN VLSI TESTING (9 hours)**

Problem description – test generation frame work – test generation for test applications time reduction – deterministic/genetic test generators sequences-dynamic test sequence compaction – parallel algorithms for ATPG

**UNIT V - FPGA TECHNOLOGY MAPPING AND PEAK POWER ESTIMATION (9 hours)**

FPGA technology mapping: Circuit segmentation and FPGA mapping-circuit segmentation for Pseudo-Exhaustive testing. Peak power estimation: Problem description – application of GA – Estimation of peak single cycle and n-cycle powers-peak sustainable power estimation.

**REFERENCES**

1. Pinaki mazumder and Elizabeth M Rudnick, "Genetic algorithms for VLSI design layout and test automation", Pearson Edition, 2011.
2. David E Goldberg, "Genetic algorithms in search, optimization and machine learning", Addison-Wesley, Longman Publishing Co., Inc. Boston, MA, USA, 2009.

<b>VL2112</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>RELIABILITY ENGINEERING</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites :</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
For any system reliability is an essential parameter. For evaluating reliability of designs, it is necessary to know reliability analysis methods.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To learn basics of reliability evaluation methods				
2.	To understand its application to electronic circuit.				
3.	To understand the various Failure modes of many electronic components.				

### **UNIT I - RELIABILITY AND RATES OF FAILURE (9 hours)**

Statistical distribution , statistical confidence and hypothesis testing ,probability plotting techniques - Weibull, extreme value ,hazard, binomial data; Analysis of load - strength interference , Safety margin and loading roughness on reliability.

### **UNIT II - STATISTICAL EXPERIMENTS (9 hours)**

Statistical design of experiments and analysis of variance Taguchi method, Reliability prediction, Reliability modeling, Block diagram and Fault tree Analysis ,petric Nets, State space Analysis, Monte Carlo simulation, Design analysis methods - quality function deployment, load strength analysis, failure modes, effects and criticality analysis.

### **UNIT III - ELECTRONIC SYSTEMS AND SOFTWARE RELIABILITY (9 hours)**

Reliability of electronic components, component types and failure mechanisms, Electronic system reliability prediction, Reliability in electronic system design; software errors, software structure and modularity, fault tolerance, software reliability, prediction and measurement, hardware/software interfaces.

### **UNIT IV - RELIABILITY TESTING (9 hours)**

Test environments, testing for reliability and durability, failure reporting, Pareto analysis, Accelerated test data analysis, CUSUM charts, Exploratory data analysis and proportional hazards modeling, reliability demonstration, reliability growth monitoring.

### **UNIT V - RELIABILITY IN MANUFACTURE AND MAINTENANCE (9hours)**

Control of production variability, Acceptance sampling, Quality control and stress screening, Production failure reporting; preventive maintenance strategy, Maintenance schedules, Design for maintainability, Integrated reliability programmes , reliability and costs, standard for reliability, quality and safety, specifying reliability, organization for reliability.

### **REFERENCES**

1. Lewis, “*Introduction to Reliability Engineering*”, Wiley International,2<sup>nd</sup> Edition, 1996.

2. Patrick D.T. O'Commer, David Newton and Richard Bromley, "Practical Reliability Engineering", John Wiley & Sons, 4<sup>th</sup> Edition, 2002.

<b>VL2113</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>FUNDAMENTALS AND APPLICATIONS OF MEMS</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites :</b> <b>Nil</b>				
<b>PURPOSE</b>					
<p>MEMS technology offers many exciting opportunities in miniaturization of elements in a wide range of applications. MEMS based sensors and actuators are constantly introduced into new products and new markets are expected to become affected by MEMS technology in the near future. The diversity and complexity of this technology demands a wide knowledge base from a prospect researcher. The goal of this course is to provide the student the needed background to comprehend existing technology, the tools to execute MEMS fabrication and the expertise to approach the development of new MEMS tools.</p>					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To familiarize with MEMS Materials and Scaling Laws in Miniaturation.				
2.	To revive various concepts of Engineering Mechanics and Thermo fluid Engineering for Microsystems Design.				
3.	To study Microsystems Fabrication Process.				
4.	To familiarize with Microsystems Design, Assembly and Packaging.				
5.	To explore on various Case Study of MEMS Devices.				

**UNIT I - OVERVIEW OF MEMS AND MICROSYSTEMS, MEMS MATERIALS AND SCALING LAWS IN MINIATURATION (9 hours)**

MEMS and Microsystems - Microsystems and microelectronics, Microsystems and miniaturization, Working principle of micro system - Micro sensors, Micro actuators, MEMS with Micro actuators.

Materials For MEMS - Substrate and wafer, silicon as a substrate material, silicon compound, silicon Piezo-resistors, Gallium Arsenide, quartz, Piezoelectric crystals, polymers and packaging Materials.

Scaling Laws in Miniaturization-Scaling in Geometry, Scaling in Rigid-Body Dynamics, Scaling in Electrostatic Forces, Scaling in Electromagnetic Forces, Scaling in Electricity, Scaling in Fluid Mechanics, Scaling in Heat Transfer

## **UNIT II - ENGINEERING MECHANICS AND THERMOFLUID ENGINEERING FOR MICROSYSTEMS DESIGN (9 hours)**

Atomic structure of matter, Ions and ionization, Molecular theory of matter and intermolecular forces, Doping of semiconductors, Diffusion process, Plasma physics, Electrochemistry, Static bending of thin plates, Mechanical vibration analysis, Thermo mechanical analysis, Overview of finite element analysis,

Thermo fluid Engineering-Characteristics of Moving Fluids, The Continuity Equation, The Momentum Equation, Incompressible Fluid Flow in Microconduits, Overview of Heat Conduction in Micro Structures.

## **UNIT III - MICROSYSTEMS FABRICATION PROCESS (9 hours)**

Fabrication Process - Photolithography, Ion implantation, Oxidation, Chemical vapor deposition (CVD), Physical vapor deposition, Deposition by Epitaxy,

Etching. Manufacturing Process - Bulk Micromachining, Surface Micromachining and LIGA Process.

## **UNIT IV - MICROSYSTEMS DESIGN, ASSEMBLY AND PACKAGING (9 hours)**

Micro system Design - Design consideration, process design, Mechanical design, Mechanical design using MEMS. Mechanical packaging of Microsystems, Microsystems packaging, interfacings in Microsystems packaging, packaging technology, selection of packaging materials, signal mapping and transduction.

## **UNIT V - CASE STUDY OF MEMS DEVICES (9 hours)**

Case study on strain sensors, Temperature sensors, Pressure sensors, Humidity sensors, Accelerometers, Gyroscopes , RF MEMS Switch, phase shifter, and smart sensors. Case study of MEMS pressure sensor Packaging.

## REFERENCES

1. “MEMS and Microsystems: design , manufacture, and nanoscale Engineering,” 2nd Edition, by Tai-Ran Hsu, John Wiley & Sons, Inc., Hoboken, New Jersey, 2008.
2. Chang Liu, “Foundations of MEMS”, Pearson Indian Print, 1<sup>st</sup> Edition, 2012.
3. Gabriel M Rebeiz, "RF MEMS - Theory Design and Technology", John Wiley and Sons, 2004.
4. Julian W Gardner, "Microsensors MEMS and smart devices", John Wiley and sons Ltd, 2001.

<b>VL2114</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>RF VLSI DESIGN</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites</b>				
	<b>VL2004</b>				
<b>PURPOSE</b>					
The explosive growth in wireless telecommunications, expects the design of RF circuits with low power consumption and Low noise. This course aims to introduce the design of CMOS RF circuits suitable for transmitter and receiver architectures.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To explore the various performance measures of RF circuits.				
2.	To acquire knowledge on the design of RF filters, amplifiers and oscillators				

**UNIT I -PERFORMANCE PARAMETERS OF RF CIRCUITS(9 hours)**  
Gain Parameters, Non-linearity parameters, Noise figure, Phase Noise, Dynamic range, RF front end performance parameters, performance trade offs in an RF circuit.

**UNIT II - FILTER DESIGN (9 hours)**  
Modern filter design, Frequency and impedance scaling, High Pass filter design, Band pass filter design, Band reject filter design, the effects of finite Q.

**UNIT III - HIGH FREQUENCY AMPLIFIER DESIGN (9 hours)**

Zeros as Bandwidth enhances, Shunt-series Amplifier, Bandwidth enhancement with frequency Doublers, Tuned amplifiers, Neutralization and unilateralization, cascaded Amplifiers, LNA Topologies.

**UNIT IV - MIXERS AND OSCILLATORS (9 hours)**

Mixer fundamentals, Non linear systems as Linear mixers, multiplier based mixers, Subsampling mixers.

Problems with purely linear oscillators, Tuned oscillator, Negative Resistance oscillators, frequency synthesis.

**UNIT V - RF POWER AMPLIFIERS (9 hours)**

General considerations, Class A, AB, B & C Power amplifier, Class D, E & F amplifiers, modulation of power amplifiers, RF Power amplifier design examples.

**REFERENCES**

1. Aleksandar Tasic, Wouter.A.Serdijn, John.R.Long, “*Adaptive Low Power Circuits for Wireless Communication (Analog Circuits and Signal Processing)*”, Springer, 1<sup>st</sup> Edition, 2006.
2. Chris Bowick, “*RF Circuit design*”, Newnes (An imprint of Elsevier Science), 1<sup>st</sup> Edition, 1997.
3. Thomas.H. Lee, “*The design of CMOS Radio-Frequency Integrated Circuits*”, Cambridge University Press, 2<sup>nd</sup> Edition, 2004.

<b>VL2115</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>HIGH SPEED VLSI</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites</b>				
	<b>VL2001</b>				
<b>PURPOSE</b>					
This course is aimed at providing high speed design techniques for use in VLSI design					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To gain knowledge on circuits and techniques involved in high speed VLSI circuits.				
2.	To explore various design strategies to be followed for designing a high speed VLSI circuits.				
3.	To understand the logic styles for designing a high speed VLSI circuit.				

**UNIT I - CLOCKED LOGIC STYLES (9 hours)**

Clocked Logic Styles, Single-Rail Domino Logic Styles, Dual-Rail Domino Structures, Latched Domino Structures, Clocked pass Gate Logic Non Clocked Logic Styles, Static CMOS, DCVS Logic, Non-Clocked pass Gate Families.

**UNIT II - CIRCUIT DESIGN MARGINING AND DESIGN VARIABILITY (9 hours)**

Circuit Design Margining, Design Induced Variations, Process Induced Variations, Application Induced Variations, Noise.

**UNIT III - LATCHING STRATEGIES (9 hours)**

Latching Strategies, Basic Latch Design, Latching Differential Logic, Race Free Latches for Pre-charged Logic, Asynchronous Latch Techniques.

**UNIT IV - INTERFACE TECHNIQUES (9 hours)**

Signaling Standards, Chip-to-Chip Communication Networks, ESD Protection, Skew Tolerant Design

**UNIT V - CLOCKING STYLES (9 hours)**

Clocking Styles, Clock Jitter, Clock Skew, Clock Generation, Clock Distribution, Asynchronous Clocking Techniques.

**REFERENCES**

1. Kerry Bernstein, Keith M. Carrig, “*High Speed CMOS Design Styles*”, Kluwer Academic Publishers, 2002.
2. Evan Sutherland, Bob Stroll, David Harris,” *Logical Efforts, Designing Fast CMOS Circuits*”, Kluwer Academic Publishers, 1999
3. David Harris, “*Skew Tolerant Domino Design*”, IEEE Journal of Solid State Circuits, 2001..

<b>VL2116</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>MAGNETO-ELECTRONICS</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisite :</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					

To impart the applications of magnetism in the field of electronics	
<b>INSTRUCTIONAL OBJECTIVES</b>	
1.	To gain knowledge on nanomagnetism
2.	To obtain skill of nanomagnetism in various applications like Memory, Digital Logic, etc.
3.	To acquire knowledge on software skills in n-mag simulation tool for micro magnetism.

### **UNIT I - INTRODUCTION TO MAGNETOELECTRONICS (9 hours)**

Introduction – What is magnetoelectronics –Key Engineering Issues Magnetoelectronics must solve –Spin vs Charge – Transport in Semiconductors, Metals- Spin-Polarized Current – Spin-Dependent Tunneling in Magnetic Tunnel Junction

### **UNIT II - SPIN VALVES (9 hours)**

Introduction – Giant magneto resistance –Semi classical theory of CIP Giant Magnetoresistance – Current Perpendicular to Plane Giant Magnetoresistance – Spin Valve – Magnetic Properties - Spin Valves in Magnetoresistive Read Heads – Current Distribution and Magnetic Field due to Sense Current Acting on the Free Layer – Signal-to-Noise Ratio in Spin-Valve element - GMR MRAM.

### **UNIT III - MAGNETIC TUNNEL JUNCTION (9 hours)**

Introduction – Superconductive Tunneling – Spin Effects in Superconductors – Superconductor-ferromagnet Tunneling – Spin-Filter Effect =Ferromagnetic-Ferromagnetic Tunneling – Early Experiments by Julliere and others – Recent Experiments and Basic Properties – Bias Voltage Dependence – Exchange Biasing of Tunnel Junctions – Temperature Effects – Barrier Dopant Effects - Observation of Resonant Effect in MTJs - Tunneling and the role of the Interface .

### **UNIT IV - MAGNETORESISTIVE RANDOM ACCESS MEMORY (9 hours)**

Introduction to MRAM – Pseudo-Spin valve MRAM – Magnetic Tunnel Junction MRAM - MRAM Development— Programming – MRAM Bit Cell Architecture – Improving Write Select Margins – Extending Density/Reducing Write Currents - Savtchenko Switching – Toggle MRAM.

### **UNIT V - MICROMAGNETIC SIMULATION (9 hours)**



Nmag – Over view of Nmag – Command Line Launching– The 2D Micromagnetic Solver - Command Line Utilities – Nmag for simulation of MTJs.

## REFERENCES

1. Mark Johnson, “*Magneto-electronics*”, Academic Press (An Imprint of Elsevier), 2005.
2. Sadamichi Maekawa and Teruya Shinjo, “*Spin Dependent Transport in Magnetic Nanostructure*”, Taylor & Francis Inc, CRC Press, 2010.
3. John C. Mallinson, “*Magneto-Resistive and Spin Valve Heads Fundamentals and Application*”, Academic Press, 2002.
4. J. Stöhr H.C. Siegmann, “*Magnetism From Fundamentals to Nanoscale Dynamics*”, Springer, 2006.

		L	T	P	C
<b>VL2117</b>	<b>VLSI INTERCONNECTS AND ITS DESIGN TECHNIQUES</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours – 45</b>				
	<b>Prerequisites</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
VLSI interconnects modeling is playing vital role in the IC design.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To gain knowledge on VLSI Interconnects				
2.	To get an insight on Transmission line parameters of VLSI interconnects				
3.	To understand the novel solutions on interconnects.				

## UNIT –I PRELIMINARY CONCEPTS OF VLSI INTERCONNECTS (9hours)

Interconnects for VLSI applications-copper interconnections –method of images- method of moments- even and odd capacitances- transmission line equations- miller’s theorem- Resistive interconnects as ladder network- Propagation modes in micro strip interconnects- slow wave propagations- Propagation delay.

## **UNIT-II PARASITIC RESISTANCES, CAPACITANCE AND INDUCTANCES (9 hours)**

Parasitic resistances, capacitances and inductances- approximate formulas for inductances- green's function method: using method of images and Fourier integral approach- network Analog method- Inductance extraction using fast Henry- copper interconnections for resistance modelling .

## **UNIT- III INTERCONNECTION DELAYS (9 hours)**

Metal insulator semiconductor micro strip line- transmission line analysis for single level interconnections- transmission line analysis for parallel multilevel interconnections- analysis of crossing interconnections- parallel interconnection models for micro strip line- modelling of lossy parallel and crossing interconnects- high frequency losses in micro strip line- Expressions for interconnection delays- Active interconnects.

## **UNIT-IV CROSS TALK ANALYSIS (9 hours)**

Lumped capacitance approximation- coupled multi conductor MIS micro strip line model for single level interconnects- frequency domain level for single level interconnects- transmission line level analysis of parallel multi level interconnections.

## **UNIT-V NOVEL SOLUTIONS FOR PROBLEMS IN INTER (9 hours)**

Optical interconnects – carbon Nano tubes / Graphenes vs. Copper wires.

## **REFERENCES**

1. H B Bakog Lu, Circuits, "*Interconnections and packaging for VLSI*", Addison Wesley publishing company.
2. J A Davis, J D Meindl, "*Interconnect technology and design for Gigascale integration*", Kluwer academic publishers.
3. Nurmi J, Tenhunen H, Isoaho J, Jantsch A, "*Interconnect Centric deisgn for advanced SOC and NOC*", Springer.
4. C K Cheng, J Lillis, S Lin, N Chang, "*Interconnect analysis and synthesis*", Wiley inter-science.
5. Hall S H, G W Hall and J McCall, High speed digital system design, Wiley inter-science
6. Askok K Goel, "*High speed VLSI interconnections*", Wiley inter-science, second edition, 2007.

<b>VL2118</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>DIGITAL HDL DESIGN AND VERIFICATION</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours – 45</b>				
	<b>Pre-requisites</b>				
	<b>VL2001</b>				
<b>PURPOSE</b>					
HDL programming is fundamental for VLSI design and hence this course is given.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To gain knowledge on VHDL				
2	To get an insight on Advanced VHDL				
3	To understand the System C				

#### **UNIT-I VHDL- BASIC CONCEPTS (9 hours)**

Operators, Basic concepts, Entity and Architecture design, System task and functions, Value set, Data types, Operands, Operators, Entity and ports, Gate-level Modeling, Dataflow Modeling, Behavioral Modeling, Test Bench- lab exercise.

#### **UNIT-II VHDL- ADVANCED FEATURES (9 hours)**

Packages and Functions, Sub-Program, User Defined Attributes, Specifications and Configurations, Delay modeling- pin-to-pin delay & distributed delay modeling- Timing delay analysis- FSM design and Synthesis-UART –lab exercise.

#### **UNIT- III SYSTEM C – INTRODUCTION (9 hours)**

Introduction to System C- Design methodology – Data Types – Bit, Logic, Integer , Precision signed type & resolved types, user defined data type- Data operators – Logical, arithmetic , relational operators, vectors and ranges- sequential statements – IF, LOOP, SWITCH statements- methods – structures

#### **UNIT-IV COMBINATIONAL & SYNCHRONOUS LOGIC DESIGN IN SYSTEM C (9 hours)**

SC\_module – File Structure, Reading and writing port signals. Miscellaneous logic – modeling basic combinational logic circuits (Multiplexer, Decoder, encoder, memory model, modeling an FSM- Moore’s and Mealy FSM – Universal Shift Register.

#### **UNIT-V SYSTEM C – ADVANCED FEATURES (9hours)**

SC\_THREAD process, dynamic sensitivity- constructors – arguments, Filter design - ports, interfaces and channels. Advanced Topics – shared data

members, fixed point types – Module- simulation algorithm –Runtime Environment.

**REFERENCES**

1. Ben Cohen, “VHDL: Coding Styles and Methodologies”, Kluwer Academic Publisher (1999), Reprint 2004
2. J. Bhaskar, “A System C Primer”, Galaxy Publications, 2004.
3. Z. Navabi , “VHDL: Modular Design and synthesis of cores and systems”, McGraw Hill Publications, Reprint 2005 .

<b>VL2119</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>COMPUTATIONAL ASPECTS OF VLSI</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites</b>				
	<b>Nil</b>				
<b>PURPOSE</b>					
The purpose of this course is to make the student understand the algorithms used for the VLSI design tools.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To understand the concept of design and analysis of algorithms				
2.	To learn the different models in VLSI				
3.	To know the design languages in VLSI design tools				
4.	To understand the algorithms for VLSI Design tools				

**UNIT I - ANALYSIS AND DESIGN OF ALGORITHMS (9 hours)**

Abstract Data Types - Time and Space Analysis of Algorithms - Big Oh and Theta Notations - Average, best and worst case analysis - Simple recurrence relations and use in algorithms – Mappings. **Algorithms Analysis** - Sorting - Searching - Design Techniques- Greedy Methods - Dynamic Programming - Divide and Conquer - Back Tracking –Applications.

**UNIT II - VLSI MODELS (9 hours)**

Integrated circuits and the mead Conway rules-VLSI implementation of logic-Abstraction of VLSI circuits. **Lower bounds on area and time:** Introduction to lower bound arguments- information and crossing sequence- probabilistic circuits and algorithms – circuits with repetitive inputs.

**UNIT III - ALGORITHM FOR VLSI Design (9 hours)**

Algorithms for layout –organization with high area- Compilation and optimization algorithms.

**UNIT IV - OVERVIEW OF VLSI DESIGN SYSTEMS (9 hours)**

Design languages- CIF –CHISEL –ESIM –LGEN- LAVA- SLIM- A regular expression language.

**UNIT V - ALGORITHMS FOR VLSI DESIGN TOOLS (9 hours)**

Reporting Intersections of Rectangles-Circuit Extraction Algorithms-Design Rule Checking-An Algorithm for Simulation of Switch Circuits-The PI Placement and Routing System-Optimal Routing.

**REFERENCES**

1. Jeffrey D. Ullman, “*Computational aspects of VLSI*”, Computer Science Press (1984).
2. Alfred .V. Aho, John .E. Hopcroft, Jeffrey .D. Ullman, "*Data Structures and Algorithms*", Addison-Wesley Publications.,1985

		L	T	P	C
VL2120	<b>COMPUTATIONAL INTELLIGENCE</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites</b>				
	<b>: Nil</b>				
<b>PURPOSE</b>					
The purpose of this course is to make the student understand the various optimization techniques and the evolutionary algorithms.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To understand the concept of computational intelligence				
2.	To explore genetic and evolutionary algorithms				
3.	To learn the knowhow of differential evolution				
4.	To understand the concept of Particle swarm optimization and ant colony algorithms				

## **UNIT I - INTRODUCTION TO COMPUTATIONAL INTELLIGENCE (9 hours)**

Computational intelligence paradigms: Artificial Neural networks, evolutionary Computation, swarm intelligence, artificial immune systems and fuzzy systems. **Introduction to Evolutionary computation:** Genetic evolutionary algorithms, Representation, Initial population, fitness function, selection, reproduction of operators, stopping conditions and evolutionary computation versus classical optimization.

## **UNIT II - GENETIC ALGORITHMS AND PROGRAMMING(9 hours)**

**Genetic algorithms:** Canonical GA, crossover, mutation, control parameters, GA variants, applications **Genetic programming:** Tree based representation, initial population, fitness function, cross over operators, mutation operators, building block in Genetic programming.

## **UNIT III - EVOLUTIONARY PROGRAMMING AND ITS STRATEGIES (9 hours)**

Basic of Evolutionary programming- operators- strategy parameters- implementations- Genetic evolutionary strategy algorithms-strategy parameters and self adoption- evolution strategy variants.

## **UNIT IV - DIFFERENTIAL EVOLUTION (9 hours)**

Basic differential evolution-Variations to basic DE- DE for discrete valued problems. **Coevolution:** Coevolution types- competitive Coevolution – cooperative Coevolution.

## **UNIT V - COMPUTATIONAL SWAM INTELLIGENCE (9 hours)**

**Particle swarm optimization:** Basics- social network structures- Basic variations- PSO parameters- single solution PSO- applications

**Ant algorithms:** ant colony optimization Meta-Heuristic- Cemetery organization and brood care- division of labor-Applications

## **REFERENCES**

1. Andries P Engel Brecht, “*Computational intelligence an introduction*”, Wiley publications, 2<sup>nd</sup> Edition, 2007.
2. Goldberg,” *Genetic algorithms in search, optimization and machine learning*” Pearson Education India, 2007 Edition.

VL2121		L	T	P	C
	<b>CHROMATIC GRAPH THEORY</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours – 45</b>				
	<b>Prerequisites</b>				
	<b>MA2010</b>				
<b>PURPOSE</b>					
The purpose of this course is to make the student understand the basic concepts of graph theory and the coloring of graphs and role of it in VLSI CAD.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To understand the concept of vertex coloring and edge coloring				
2.	To understand the concept of coloring on surfaces				

**UNIT I - INTRODUCTION TO GRAPHS (9 hours)**

Trees and connectivity, Eulerian and Hamiltonian Graphs- Matching and factorization.

**UNIT II - INTRODUCTION TO VERTEX COLORING (9 hours)**

Chromatic number of a graph, applications of coloring, perfect graphs-restricted vertex coloring: uniquely colorable graphs, list coloring, pre-coloring extensions of graphs.

Case studies: VLSI Partitioning as vertex coloring problem, a chaotic neural network for the graph coloring problem in VLSI channel routing and on rectangle intersection and overlap graphs for VLSI floor planning

**UNIT III - BOUNDS OF CHROMATIC NUMBERING (9 hours)**

Bounds for the chromatic number: color-critical graphs, upper bounds and greedy coloring, upper bounds and oriented graphs, the chromatic number of Cartesian product.

Coloring graphs on surfaces: four color problem, conjecture of Hajos and Hadwiger, chromatic polynomials, Heawood map-coloring.

**UNIT IV - EDGE COLORING OF GRAPH (9 hours)**

Edge coloring of graphs- monochromatic and rainbow colorings-complete coloring–distinguish coloring.

Case study: Fast approximation algorithms on max cut, k-coloring, and k-color ordering for VLSI applications and interval graph algorithms for 2D multiple folding of array based VLSI circuits

**UNIT V - SPECIAL TYPES ON COLORING (9 hours)**

Coloring, distance and domination: T-coloring, Radio coloring, Hamiltonian coloring, domination coloring.

Case study: A new graph coloring algorithm for constrained via minimization in VLSI circuits and Hybrid symbolic-explicit techniques for the graph coloring problem

**REFERENCES**

1. Gary chartrand, Ping Zhang, “*Chromatic Graph theory*”, CRC Press, Edition 2009.
2. Narsingh Deo, “*Graph theory with applications to engineering and computer science*”, PHI Learning Pvt. Ltd., 2004.

<b>MA2010</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>GRAPH THEORY AND OPTIMIZATION TECHNIQUES</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisite</b>				
	<b>: Nil</b>				
<b>PURPOSE</b>					
This course is aimed at providing graph theory and optimization techniques for use in VLSI design.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
1.	To impart a knowledge on basics of graph theory and its algorithms				
2	To impart a knowledge on basic optimization techniques.				
3	To impart a knowledge on various statistical methods in analyzing a sample.				

**UNIT –I BASICS OF GRAPH THEORY (9 hours)**



graphs –data structures for graphs-sub graphs – operations on graph connectivity- networks and the maximum flow- minimum cut theorem- trees-spanning trees- Rooted trees- matrix representation of graphs.

**UNIT –II CLASSES OF GRAPH (9 hours)**

Eulerian graphs and Hamiltonian graphs - standard theorems- planar graphs- Euler’s formula – five color problem- coloring of graphs- chromatic number (vertex and edge) properties and examples- directed graphs

**UNIT –III GRAPH ALGORITHMS (9 hours)**

Computer representation of graphs-Basic graph algorithms- minimal spanning tree algorithm - Kruskal and prim’s algorithm- shortest path algorithms- Dijkstra’s algorithm- DFS and BFS algorithms.

**UNIT –IV OPTIMIZATION TECHNIQUES (9 hours)**

Linear programming- graphical methods- simplex method (Artificial variables not included) - transportation and assignment problems.

**UNIT –V STATISTICS (9hours)**

Tchebyshev’s inequality – Maximum likelihood estimation- correlation- partial correlation- multiple correlations- regression- Multiple regressions.

**REFERENCES**

1. S C Gupta, V K Kapoor,” *Fundamentals of Mathematical statistics*”, Sultan Chand & sons, 2002.
2. Narsngh Dev, “*Graph theory with applications to engineering and computer science*”, Prentice Hall of IndiaLtd, 1998.
3. Hoffmann and Kunze,” *Linear algebra*”, PHI, 1994.
4. Rao S.S , “ *Engineering optimization : Theory and practice*”, New age International Pvt. Ltd, #rd edition ,1998.

<b>EM2101</b>		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>COMPUTER ARCHITECTURE</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>3</b>
	<b>Total Contact Hours – 45</b>				
	<b>Prerequisite</b>				
	<b>NIL</b>				
<b>PURPOSE</b>					
To introduce students with general concepts of computer architecture basics					

to enable them to use the processors effectively.

### **INSTRUCTIONAL OBJECTIVES**

<b>1.</b>	To familiarize with fundamentals of computer design.
<b>2.</b>	To learn parallel and pipeline architectures.
<b>3.</b>	To learn principles of parallel programming.

#### **UNIT I - PROCESSOR AND MEMORY HIERARCHY (9 hours)**

Multiprocessors and Multicomputer – Multivector and SIMD computers – Architectural Development Tracks – Processors and Memory Hierarchy – Advanced Processor Technology – Superscalar and vector Processor – Memory Hierarchy technology-Virtual memory technology.

#### **UNIT II - FUNDAMENTALS OF COMPUTER DESIGN (9 hours)**

Elements of modern computers-System attributes to performance-Bus, Cache and Shared memory-Bus Systems – Cache Memory Organizations – Shared memory Organization – Sequential and weak consistency models.

#### **UNIT III - PARALLEL AND SCALABLE ARCHITECTURES(9 hours)**

Multiprocessor System Interconnects – Cache Coherence and Synchronization Mechanisms – Message-Passing Mechanisms – Vector Processing Principles – Multivector Multiprocessors – Performance-Directed Design Rules – Fujitsu VP2000 and VPP500 – SIMD Computer Organizations – Implementation models – The MasPar MP-1 Architecture-Latency - Hiding Techniques – Principles of Multithreading – Scalable and Multithreaded Architectures - The Tera Multiprocessor System.

#### **UNIT IV-PIPELINING AND SUPER SCALAR TECHNIQUES (9 hours)**

Introduction – Basics of a RISC Instruction set – Implementation of five stage Pipeline for a RISC processor – Performance issues – hurdle of pipelining – simple implementation of MIPS – extending the MIPS pipeline to handle multicycle operations – cross cutting issues.

#### **UNIT V - SOFTWARE FOR PARALLEL PROGRAMMING (9 hours)**

Parallel programming models – parallel languages and compilers – code optimization and scheduling – scalar optimization with basic blocks – code generation and scheduling – trace scheduling compilation – parallelization and wave fronting – software pipelining – parallel programming environments – Y-MP, Paragon and CM-5 environments – synchronization and multiprocessing modes – principles of synchronization - multiprocessor execution modes – shared-variable program structures – locks for protected

access – semaphores and applications – message-passing program development.

**REFERENCES**

1. Kai Hwang & Naresh Jotwani, “Advanced Computer Architecture”, McGraw –Hill, Inc. 2011.
2. John L. Hennessey and David A. Patterson, “Computer Architecture: A Quantitative Approach”, 3<sup>rd</sup> Edition, Morgan Kaufmann, 2003.

<b>C02105</b>	<b>ELECTROMAGNETIC INTERFERENCE &amp; COMPATIBILITY IN SYSTEM DESIGN</b>	<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
	<b>3 0 0 3</b>				
	<b>Total Contact Hours - 45</b>				
	<b>Prerequisites</b>				
	<b>: Nil</b>				
<b>PURPOSE</b>					
The purpose of this course is to expose the students to the basics and fundamentals of Electromagnetic Interference and Compatibility in System Design.					
<b>INSTRUCTIONAL OBJECTIVES</b>					
At the end of the course, student should be able to know:					
1.	EMI Environment				
2.	EMI Coupling Principles				
3.	EMI Specification, Standards and Limits				
4.	EMI Measurements and Control Techniques				
5.	EMC Design of PCBs				

**UNIT I - INTRODUCTION AND SOURCES OF EMI (9 hours)**

EMI/ EMC concepts and definitions, Sources of EMI, conducted and radiated EMI, Transient EMI, Time domain Vs Frequency domain EMI, Units of measurement parameters, Emission and immunity concepts, ESD.

**UNIT II - TYPES OF ELECTROMAGNETIC COUPLING (9 hours)**

Conducted, Radiated and Transient Coupling, Common Impedance Ground Coupling, Radiated Common Mode and Ground Loop Coupling, Radiated Differential Mode Coupling, Near Field Cable to Cable Coupling, Power Mains and Power Supply coupling.

**UNIT III - EMI MEASUREMENTS (9 hours)**

EMI Shielded Chamber, Open Area Test Site, TEM Cell, GTEM cell Sensors/ Injectors/ Couplers, LISN, voltage probe, Current probe Test beds for ESD and EFT.

**UNIT IV - EMI MITIGATION TECHNIQUES (9 hours)**

Shielding, Filtering, Grounding, Bonding, Isolation Transformer, Transient Suppressors, Cable Routing, Signal Control, Component Selection and Mounting.

**UNIT V - EMC SYSTEM DESIGN (9 hours)**

PCB Traces Cross Talk, Impedance Control, Power Distribution Decoupling, Zoning, Motherboard Designs and Propagation Delay Performance Models.

**REFERENCES**

1. W. Prasad Kodali, *"Engineering Electromagnetic Compatibility: Principles, Measurements and Technologies and Computer Models"*, Wiley, IEEE Press, 2<sup>nd</sup> Edition, 2001.
2. Henry W. Ott, *" Electromagnetic Compatibility Engineering"*, John Wiley and Sons, 2009.
3. Clayton. R. Paul, *"Introduction to Electromagnetic Compatibility"*, John Wiley and Sons, 2<sup>nd</sup> Edition, 2006.
4. Bernhard Keiser, *"Principles of Electromagnetic Compatibility"*, Artech house, 3<sup>rd</sup> Ed, 1998.

		L	T	P	C
VL2047	SEMINAR	0	0	1	1
<b>PURPOSE</b>					
To train the students in preparing and presenting technical topics.					
<b>INSTRUCTIONAL OBJECTIVE</b>					
The student shall be capable of identifying topics of interest related to the program of study and prepare and make presentation before an enlightened audience.					

Every student will be required to present a seminar talk on a topic approved by the Department. The Committee constituted by the Head of the Department will evaluate the presentation and will award the marks based on

- Comprehensible arguments and organization.
- Accessible delivery
- Accessible visuals in support of arguments.
- Question and Answers.

		<b>L</b>	<b>T</b>	<b>P</b>	<b>C</b>
<b>VL2049</b>	<b>PROJECT WORK PHASE I (III semester)</b>	<b>0</b>	<b>0</b>	<b>12</b>	<b>6</b>
<b>VL2050</b>	<b>PROJECT WORK PHASE II (IV semester)</b>	<b>0</b>	<b>0</b>	<b>32</b>	<b>16</b>
<b>PURPOSE</b>					
To undertake research in an area related to the program of study					
<b>INSTRUCTIONAL OBJECTIVE</b>					
The student shall be capable of identifying a problem related to the program of study and carry out wholesome research on it leading to findings which will facilitate development of a new/improved product, process for the benefit of the society.					

M.Tech projects should be socially relevant and research oriented ones. Each student is expected to do an individual project. The project work is carried out in two phases – Phase I in III semester and Phase II in IV semester. Phase II of the project work shall be in continuation of Phase I only. At the completion of a project the student will submit a project report, which will be evaluated (end semester assessment) by duly appointed examiner(s). This evaluation will be based on the project report and a viva voce examination on the project. The method of assessment for both Phase I and Phase II is shown in the following table:

<b>Assessment</b>	<b>Tool</b>	<b>Weightage</b>
In- semester	I review	10%
	II review	15%
	III review	35%
End semester	Final viva voce examination	40%

Student will be allowed to appear in the final viva voce examination only if he / she has submitted his / her project work in the form of paper for presentation / publication in a conference / journal and produced the proof of acknowledgement of receipt of paper from the organizers / publishers.

## AMENDMENTS

S. No.	Details of Amendment	Effective from	Approval with date