ACADEMIC CURRICULA

Professional Core Courses

ELECTRONIS AND COMPUTER ENGINEERING

Regulations - 2018



SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

MARN LEAP LEAD

(Deemed to be University u/s 3 of UGC Act, 1956)

Kattankulathur, Kancheepuram, Tamil Nadu, India

Course Code	18ECC211J	Course Name	SOLID STATE SEMICON	DUCTOR DEVICES		urse egory	С				Pro	ofessio	nal C	ore					T 0	P 2	C 4
Pre-req Course Of	178668707.1	Electronics a	Co-requisite Courses Nil nd Communication Engineering	Data Book / Codes/Standard	s /	Progre Cou	essive rses	18ECC2	201J												
	earning Rationale (CLR):		of learning this course is to:	Bata Book / Codes/Standard	3	Learn	ing		Ī			Progr	am Le	earnin	g Outo	comes	s (PLC))			
CLR-1:	Understand the basics of	f semiconductors	and P <mark>N junction di</mark> ode operation, cha	racteristics and models		1 2	3	1	2	3	4	5	6	7	8	9	10	11 1:	2 13	3 14	15
CLR-3: CLR-4: CLR-5: CLR-6:		characteristics and characteristics and transistor circuits ps of monolithic IC	l biasing arrangements of BJT. I biasing arrangements of MOSFET. for various applications.			Expected Proficiency (%)		Engineering Knowledge	Problem Analysis	Design & Development	Analysis, Design, Research	Modern Tool Usage	Society & Culture	Environment & Sustainability	Ethics	Individual & Team Work		Project Mgt. & Finance	LIIE LONG LEANING PSO - 1		1
CLO-1:	Describe the operation a	and characte <mark>ristics</mark>	of PN junction diode and evaluate th	e parameters of a PN junction did	ode.	1 80	70	L	Н	-	H	L	Ē	-	-	L	L	- F		M	
CLO-2:	Identify the various spec				Birth C	1 85	75	М	Н	L	М	L	-	-	-	М	L	- <i>F</i>	Н Н	M	-
CLO-3:			f BJT and its biasing arrangement			2 75	70	М	Н	М	Н	L	-	-	-	М	L	- <i>F</i>	Н	M	-
CLO-4:	CLO-4: Recognize the MOSFET operation, characteristics and its biasing methods						80	М	Н	М	Н	L	-	1-	-	М	L	- <i>F</i>	Н	M	1 -
CLO-5:						3 85	75	Н	Н	М	Н	L	-	-	-	М	L	- F	Н Н	M	Н
CLO-6:	Explain the monolithic IC					2 80	70		Н		Н	1	_			1	1	- 1	н н	M	_

Mo	odule	Semiconduc <mark>tor Basic</mark> s	Special diodes	Bipolar Junction Transistors	MOS Field Effect Transistors	Diode and Transistor circuits
Durati	on (hour)	15	15	15	15	15
	SLO-1	Intrinsic and Extrinsic se <mark>miconduct</mark> ors	Zener diode	Device structure	Device structure of D and E-MOSFET	Rectifiers-Half Wave
S-1	SLO-2	diffusion current	Backward diode	Physical operation of BJT	Physical operation of D and E MOSFET	Center tapped Full wave and Bridge rectifier
S-2	SLO-1	PN Junction Theory: PN junction formation, energy band structure	Varactor diode	BJT configurations	Current voltage characteristics- Drain characteristics	Zener diode voltage regulator
3-2	SLO-2	PN junction with open circuited terminals (Equilibrium condition)	Step Recovery diode	Common Emitter – Current-voltage characteristics	Transfer characteristics	Diode clipping circuits
S-3	SLO-1	Forward biased PN Junction	Point contact diode	Common Base – Current-voltage characteristics	Derivation of Drain current	Diode Clamping circuits
3-3	SLO-2	Reverse biased PN junction, V-I characteristics	PIN diode	Common Collector – Current-voltage characteristics	Derivation of Transconductance	Envelope and Peak to peak detectors
S	SLO-1	Lab 1: PN Junction diode characteristics	Lab 4 : Diode clipping and Clamping	Lab 7 :BJT Characteristics – Common		Lab 13: PSPICE Simulation: MOSFET Common
4-5	SLO-2	Lab 1. PN Junction diode characteristics	circuits	Emitter, Common base and Common Collector	Lab 10. WOSEET Characteristics	Source and Common Drain VI characteristics
S-6	SLO-1	PN Junction diode: Ideal diode and V-I characteristics ,	Tunnel diode	BJT Biasing and Thermal stabilization: DC load line	Body Effect	Voltage multipliers

	SLO-2	Current components in P-N diode	Schottky barrier diode	Operating point	Temperature Effects on V-I characteristics	Diode Digital Logic circuits
S-7	SLO-1	Temperature effects on PN junction diode characteristics	Gunn diode	Bias stability	Configurations of MOSFET-Common source	BJT as an Amplifier
•	SLO-2	Calculation of Depletion width	Impatt diode	Base bias	Common Gate and Common Drain	BJT as a Switch
S-8	SLO-1	Potential barrier	Opto Electronic devices: Photo emissivity and Photo Electric Theory	Collector Feedback bias	Biasing in MOS amplifier circuits: Biasing by fixing Vgs	MOSFET as an amplifier
3-0	SLO-2	Diode Resistance	Photo conductivity	Emitter feedback bias	Biasing in MOS amplifier circuits: Biasing by fixing Vgs	MOSFET as a switch
S 9-10	SLO-1 SLO-2	Lab 2: Zener diode characteristics	Lab 5: Zener diode voltage regulator	Lab 8: BJT Biasing circuits- voltage divider bias and Feedback bias	Lab 11: MOSFET Biasing Circuits for common source and Common drain	Lab 14 : PSPICE Simulation: Diode Rectifiers, Clipping , Clamping and voltage multipliers
S-11	SLO-1	Transition and Diffusion Capacitance	LED	Voltage divider bias	Biasing using drain to gate feedback resistor	Integrated Circuits: Basic Monolithic Integrated Circuits
3-11	SLO-2	DC load line analysis	Laser diode	Voltage divider bias	Biasing using drain to gate feedback resistor	Steps of Fabrication
0.40	SLO-1	Modeling of a diode: Ideal diode model	PIN Photodiodes	Bias compensation	CMOS FET	Integrated resistors and capacitors
S-12	SLO-2	Piecewise linear model	Avalanche Photodiodes	BJT Models: h-parameters	Introduction to FinFET and TFET	Monolithic diodes
	SLO-1	Small signal model	Solar Cells & Photo Transistors	Hybrid π model	Small signal operation and Models: DC bias point	Integrated transistors
S-13	SLO-2	Problem solving on depletion width, diode capacitance and resistance, diode currents, DC load line	Opto couplers & Photo Multiplier tube	Eber's Moll Model	Small signal Equivalent circuit of MOSFET	Integrated MOSFET
S 14-15	SLO-1 SLO-2	Lab 3: Diode Rectifier <mark>circuits: H</mark> alf wave, Center tapped Full wave and Bridge rectifiers	Lab 6: Diode Envelope detectors and voltage multipliers	Lab 9: BJT as an amplifier and switch	Lab 12:PSPICE Simulation: BJT common emitter and common Collector VI Characterisitcs	Lab 15 : PSPICE Simulation: CMOS Inverter

	1.	Adel.s. Sedra, Kenneth.c.Smith, "Microelectronic Circuits, Theory and Applications", Oxford University Press,
Learning		6 th Edition, 2009
Resources	2.	Jacod Millman, Christos.C.Halkias, Satyabrata Jit, "Electronic Devices and Circuits", Mc Graw Hill Private
		Limited, fourth Edition, 2015.

- David .A.Bell, "Electronic Devices and Circuits" Oxford University Press, 5th Edition,2008
 Anil.K.Maini, Varsha Agarwal, "Electronic Devices and Circuits", John Wiley and Sons, First edition, 2009

Learning Assess	sment											
	Bloom's			Conti	nuous Learning Ass	essment (50% weig	htage)	132		Final Evamination	o (E00/ woightogo)	
	Level of Thinking	CLA –	1 (10%)	CLA –	2 (15%)	CLA -	3 (15%)	CLA – 4	(10%)#		n (50% weightage)	
	Level of Thinking	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	
Level 1	Remember Understand	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%	
Level 2	Apply Analyze	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%	
Level 3	Evaluate Create	10%	10%	15%	15%	15%	15%	15%	15%	15%	15%	
	Total 100 %		100 % 100 % 100 %					100	0 %	-		

[#] CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, MOOCs, Certifications, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Mr. Anuj Kumar, Bombardier Transportation, Ahmedabad, kumaranuj.anii@gmail.com	Dr. Meenakshi, Professor of ECE, CEG, Anna University, meena68@annauniv.edu	Dr. J. Manjula, Associate Professor, Dept of ECE
2. Mr. Hariharasudhan - Johnson Controls, Pune, hariharasudhan.v@jci.com	2. Dr. Venkatesan, Sr. Scientist, NIOT, Chennai, venkat@niot.res.in	



Course Code	18ECC212J	Course Name	FUNDAMENTALS OF CO	OMPUTER SYSTEM DE	SIGN		ourse atego		С			Р	rofess	ional	Core					L -	Г Р) 2		C 4
Pre-requisite Courses Course Offering	18EES101J g Department	Electronics and Co	Co-requisite Nil Courses mmunication Engineering	Data Book / Codes	/Standards	Prog Cour Nil	ressives ses	ve	18ECC3	11J													
Course Learnin	g Rationale (CLR):	The purpose of lea	rning this course is to:	-		Lear	nina		Pro	aram L	earni	ng Out	comes	(PLC	D)								
			ations and able to simplify Boo	lean logic expressions		1	2	3	1	2	3	4	5	6	7	8	9	10	11	12	13 1	4	15
CLR-3: Under CLR-4: To le CLR-5: Know	ponents erstand of the basio earn about CPU, St	s structure and operation ack and Register Organ r and pipelining concept	sation	familiarize with basic se	equential logic	evel of Thinking (Bloom)	Expected Proficiency (%)	Expected Attainment (%)	Engineering Knowledge	Problem Analysis	∞ŏ	Analysis, Design, Research	Modern Tool Usage	Society & Culture	Environment & Sustainability	Ethics	Individual & Team Work	Sommunication	Project Mgt. & Finance	O.	PSO - 1		PSO - 3
CLO-1: Revi	ew and articulate L	ogic gates			10-10-10	3	80	70	Ī	H	-	H	L	-	-	-	L	L	-	H		-	-
			ign combinational circuits	1000	N. Jones	3	85	75	М	Н	L	М	L	-	-	-	М	L	-	Н		-	-
CLO-3: Clas	sify different type o	f flip-flops, a <mark>nd constr</mark> uc	t the counters using the same		STATE OF STA	3	75	70	М	Н	М	Н	L	-	-	-	М	L	-	Н		-	-
CLO-4: To le	earn about CPU, St	ack and Re <mark>gister Org</mark> an	sation	17.00	THE PERSON NAMED IN	3	85	80	М	Н	Μ	Н	L	-	-	-	М	L	-	Н		-	-
CLO-5: Know	w how data transfei	r and pipelin <mark>ing conc</mark> ept	is implemented	SALE SE	K	3	85	75	Н	Н	М	Н	L	-	-	-	М	L	-	Н	- -	-	Η
Module		, Digital Arithmetic and of Boolean Functions	Combinational Ci	rcuits	Sequential C	ircuits			Basic Co							Cen	tral P		ssing l		nd pipe	eline	-

Mo	dule	Binary Codes, Digital Arithmetic and Simplification of Boolean Functions	Combinational Circuits	Sequential Circuits	Basic Computer Organization And Design and Programming The Basic Computer	Central Processing Unit and pipeline processing
Duration	on (hour)	15	15	15	15	15
S-1	SLO-1	Binary Codes	Basic about combinational circuit, Difference between combinational and sequential circuit	Flip-flop and Latch: SR latch	Basic Computer Organization And Design: Instruction codes, Computer registers	Central Processing Unit : Introduction, General Register Organization, Stack Organization
	SLO-2	Digital Arithmetic and Simplification of Boolean Functions	Design of half adder	JK flip-flop, T flip-flop, D flip-flop	Instruction codes, Computer registers	Introduction, General Register Organization, Stack Organization
S-2	SLO-1	Arithmetic number representation	Design of full adder	Master-slave RS flip-flop	Computer instructions	Instruction format
3-2	SLO-2	Binary arithmetic	Design of substractor	Master-slave JK flip-flop	Computer instructions	Instruction format
S-3	SLO-1	Introduction about BCD, Excess 3, Gray code	Code converter	Registers & Counters	Timing and Control, Instruction cycle	Addressing Modes
	SLO-2	BCD arithmetic simplification	Code converter	Shift registers (SISO, SIPO, PISO, PIPO)	Timing and Control, Instruction cycle	Addressing Modes
S 4-5		Lab 1: To study and perform about logic gates.	Lab 4 : To study and perform about Half substractor and full substractor	Lab 7 : To study and perform about Decoder, Demultiplexer, and Multiplexer.	Lab 10: To study and perform about J-K and T flip flop.	Lab 13: Design and implementation of Synchronous Counters
	SLO-1	Digital logic gates	N bit parallel adder and substractor	Universal shift register	Memory-Reference Instructions	Data transfer and manipulation
S-6	SLO-2	Basic theorems and properties of Boolean algebra	Look ahead carry generator	Counters: Asynchronous/Ripple counters	Input-output and interrupt	Data transfer and manipulation
S-7	SLO-1	Basic theorems and properties of Boolean algebra	Decoder	Synchronous counters, Modulus-n Counter	Design of Basic computer	Program Control, Reduced Instruction Set Computer (RISC)
3-7	SLO-2	Minimization of Boolean Functions: Algebraic simplification	Encoder	Ring counter, Johnson counter	Design of Basic computer	Program Control, Reduced Instruction Set Computer (RISC)

S-8	SLO-1	Problems on Algebraic simplification	multiplexer	Up-Down counter	Design of Accumulator Unit	Pipeline Processing: Parallel Processing
S-0	SLO-2	NAND and NOR implementation	demultiplexer	Mealy and Moore model	Design of Accumulator Unit	Parallel Processing
S	SLO-1	Lab 2: To study and perform about NAND	Lab 5: To design 3-bit odd/even parity	Lab 8: To realize Boolean functions using	Lab 11: To study universal shift register.	Lab 14 : Model Practical Examination
9-10	SLO-2	and NOR as a universal gates.	generator and checker.	multiplexer.	Lab 11. 10 study universal shift register.	Lab 14 . Model Fractical Examination
S-11	SLO-1	Karnaugh map simplification	Implementation of combinational circuit using decoder, encoder, multiplexer, demultiplexer.	Synchronous (Clocked) sequential circuits	Programming The Basic Computer : Introduction, Machine Language	Pipelining
		Problems on Karnaugh map simplification	Implementation of combinational circuit using decoder, encoder, multiplexer, demultiplexer.	Synchronous (Clocked) sequential circuits	Assembly Language, the Assembler	Pipelining
	SLO-1	Problems on Karnaugh map simplification	Magnitude comparator	Synchronous (Clocked) sequential circuits	Program loops	Arithmetic Pipeline
S-12	SLO-2	Quine McCluskey or tabulation method	Magnitude comparator	Analyze and design synchronous sequential circuits	Programming Arithmetic and logic operations.	Arithmetic Pipeline
S-13	SLO-1	Problems on Quine McCluskey or Tabulation method	Parity generator (even parity)	State reduction	Subroutines.	Instruction Pipeline
	SLO-2	Problems on Tabulation method	Odd parity generator	State assignment	I-O Programming	Instruction Pipeline, RISC pipeline
5	SLO-1 SLO-2	Lab 3: To study and perform about Half Adder and full Adder.	Lab 6: To design and implement circuit that converts binary code to gray code and gray to binary code.	Lab 9: To study and perform about R-S and D flip flop.	Lab 12: Design and implementation of Asynchronous Counters	Lab 15 : University Practical Exam

Landelan	1.	Morris Mano M, Michael D. Ciletti, Digital Design with an Introduction to the Verilog HDL, 5th ed.,	9	Al
Learning		Pearson Education, 2014	3.	Andre
Resources	2	M. Morris Mano Computer System Architecture 3rd edition, Pearson Education, 2012	4.	Hayes

- drew S. Tanebaum, Structured Computer Organization., 6h edition, Pearson Education, 2013. yes, J.P., "Computer Architecture and Organization", 5th Edition, Tata Mc-Graw Hill, 2005.

earning Assess	sment			The second		1 TH 1 2	THE PARTY OF THE P					
	Diagraia	Continuous Lea	Continuous Learning Assessment (50% weightage)									
	Bloom's Level of Thinking	CLA - 1 (10%)		CLA - 2 (15%)		CLA - 3 (15%)	de la ballación	CLA - 4 (10%)#	t e	Final Examination	on (50% weightage)	
	Level of Thirtking	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	
Level 1	Remember Understand	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%	
Level 2	Apply Analyze	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%	
Level 3	Evaluate Create	10%	10%	15%	15%	15%	15%	15%	15%	15%	15%	
	Total	100 %		100 %	All the same	100 %	THE PERSON NAMED IN	100 %		100 %		

[#] CLA - 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, MOOCs, Certifications, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Mr. Anuj Kumar, Bombardier Transportation, Ahmedabad, kumaranuj.anii@gmail.com	1. Dr. Meenakshi, Professor of ECE, CEG, Anna University, meena68@annauniv.edu	Dr. Damodar Panigrahy, Assistant Professor, Dept of ECE
2. Mr. Hariharasudhan - Johnson Controls, Pune, hariharasudhan.v@jci.com	2. Dr. Venkatesan, Sr. Scientist, NIOT, Chennai, venkat@niot.res.in	

ACADEMIC CURRICULA

Professional Core Courses

ELECTRONICS AND COMPUTER ENGINEERING

Regulations - 2018



SRM INSTITUTE OF SCIENCE AND TECHNOLOGY

(Deemed to be University u/s 3 of UGC Act, 1956) Kattankulathur, Kancheepuram, Tamil Nadu, India

CLR-2: Under CLR-3: Under	Department Rationale The project The basic principle restand the various restand the operation restan	ourpose of learning this c es, configurations and pr linear and non-linear ap	mmunication Engineering Data Book / Course is to:	Nil Codes/Standards	Prog	gress	ive Course	S						Nil						
Course Offering Course Learning (CLR): CLR-1: Study CLR-2: Under CLR-3: Under	Department Rationale The project The basic principle restand the various restand the operation restan	Electronics and Con purpose of learning this c es, configurations and pr linear and non-linear ap	mmunication Engineering Data Book / Course is to:	Codes/Standards	Prog	gress	ive Course	S						INII						
Course Learning (CLR): CLR-1: Study CLR-2: Under	Rationale The principle retained the various retained the operations.	ourpose of learning this c es, configurations and pr linear and non-linear ap	course is to:	, successful industrial								Nil								
(CLR): CLR-1: Study CLR-2: Under	the basic principl rstand the various rstand the operation	es, configurations and pr linear and non-linear ap		MINI								, •••								
CLR-2: Under	rstand the various rstand the operati	linear and non-linear ap	reatical limitations of an amp		Le	earnir	ng				Prog	gram l	_earn	ing Ou		s (PLO	<u> </u>			
CLR-3: Under	rstand the operation				1	2	3	1 2	3	4	5	6	7	8	9	10 1	1 12	13	14	15
					(110			당			ility							
			np oscillators, single chip oscillators and frequence		om	(%)	(%)	ag	+	ear			nab		돈	q	,			
			aracteristics, filter parameters and IC voltage regu its performance parameters, and various circuit a		(Blo	S	aut	je je	mei	Res	e		stai		×	, c				
	knowledge on dat D/A conversions.	a convener terminology,	ns performance parameters, and various circuit a	arrangements for A/D	Level of Thinking (Bloom)	Expected Proficiency (%)	Expected Attainment (%)	Engineering Knowledge	Design & Development	Design, Research	Modern Tool Usage	Culture	Environment & Sustainability		Team Work	Finance	ife Long Learning	´		
		nce to put theoretical cor	ncepts learned in the course to practice.	10.17	inki	Jol	\ttai	Engineering Know	eve j	esic	0	Ħ	nt 8		Σ	Communication Project Mat & F	ear ear			
OLIVO: Odini	nanas on expensi	ioc to put theoretical con	No pro rourned in the course to produce.	774	fΤh	용	d be	erin 4	8	S, D	2	∞ ∞	ıme		<u>a</u>	nic N	בון פ	,	7:	33.
Course Learning	Outcomes		100 TO 10	Carlo	el o	ecte	ecte	in a	igi	Analysis,	dern	Society & (iron	S	Individual &	Im		PS0-1	-	1 1
(CLO):	At the	e end of this <mark>course, le</mark> ar	ners will be able to:		Lev	Ж	EXP	Eng	Des	Ana	Moc	Soc	EP	Ethics	ndi	Con	e e	PSC	PSO	PSO
			nal amplifiers and its effect on output and their co		3	80	70		Н		Ī	-	-	-	-		-	-	-	-
CLO-2: Elucio	date and design th	e linear and <mark> non-line</mark> ar a	pplications of an opamp and special application i	ICs .	3	85	75	MΛ		-	-	-	-	-	-		-	-	-	-
CLO-3: Expla	ain and compare th	ne working <mark>of multivib</mark> rato	ors using special application IC 555 and general p	ourpose opamp	3	75	70	L A		-	-	-	-	-			-	-	-	-
CLO-4: Class	sify and comprehe	nd the work <mark>ing princ</mark> iple o	of data converters and active filters		3	85	80	L A		-	-	-	-	-	-		-	-	-	<u> </u>
CLO-5: Illustra	ate the function of	application specific ICs	such as Voltage regulators, PLL and its application	on in communication	3	85	75	L A	Н	-	-	-	-		- +		-	М	<u> </u>	Н
			ems using linear ICs, and take measurement of very	arious analog circuits to	3	85	75	F	Н	-	М	-	-	-	М	- -	-	Н	L	-
сотр	are experimentari	results in th <mark>e laborat</mark> ory v	wur trieoretical arialysis			-			-										Ь	
Module		1	2	3					-	4	1						5			
Duration (hour)		15	15	15	1					1:	5						15			
1 1	Op-amp symbol,	terminals, packages	Basic op-amp circuits: Inverting & Non- inverting voltage amplifiers	Waveform Generators: Sind Design	e-wav	/e Ge	enerators -	Filters: and Ac				een Pa	assive		igital to	Analo	g Con	versio	า: DA	5
	Op-amp-Specific	ations	Voltage follower	Implementation & Solving	proble	ems		Active								problen	าร			
		epresentation of op-amp		Square Wave generators- I				Filter A								d Resis		AC		
S-2 SLO-2		ractical op-amp - Open	AC amplifiers	Implementation & Solving p				Design				proble	ms			problen				
S-3 SLO-1		characteristics of op-	Linear Applications: Instrumentation Amplifiers	Triangle wave generators		T	Title.	Design	of HPI	= & So	lving .	proble	ems	R	-2R La	dder D	AC			
	Solving Problems	3	Instrumentation Amplifiers, Solving Problems	Saw-tooth Wave generator	S.	7		Design	of BPF	-& Sol	vina r	oroble	ms	S	olvina	problen	าร		-	
S SLO-1 4-5 SLO-2	Lab-1:Basic op-a		Lab 4: Comparators	Lab 7: Waveform generato 555 Timer		ing o	p-amp &	Lab 10. Band F	Desig	<mark>n o</mark> f Ll				nd		Flash T		DC		
S-6 SLO-2	AC performance	characteristics of op-	V-to-I Converters	IC 555 Timer: Circuit schel	matic			Design			ect Fil	ters		In	verted	' R-2R L	_adde	DAC		
	Solving Problems	 }	I-to-V converters	Operation and its application	ons			Solving	proble	ems				М	onolith	ic DAC				
	Frequency respo		Differentiators	IC 555 Timer: Monostable	Analog to Digital con						ersior	: ADC	;							
	Frequency respo	nse	Integrators	Applications & Solving prob	hlems			Solving	proble	ms						problen	18			

M	odule	1	2	3	4	5
Durati	ion (hour)	15	15	15	15	15
S-8	SLO-1	Frequency compensation	Non-linear Applications: Precision Rectifiers	IC 555 Timer: Astable operation	Switched Capacitor Filters.	Ramp Type ADC
3-0	SLO-2	Frequency compensation	Wave Shaping Circuits (Clipper and Clampers)	Applications & Solving problems	Solving problems	Solving problems
S 9-10	SLO-1 SLO-2	Lab 2: Integrators and Differentiators	Lab 5: Wave shaping circuits	Lab 8: Waveform generators: using op-amp & 555 Timer	III an 11' II Voltage regulatore	Lab 14: Simulation experiments using EDA tools
S-11	SLO-1	Basic op-amp internal schematic	Log and Antilog Amplifiers,	PLL: Operation of the Basic PLL	Voltage Regulators: Basics of Voltage Regulator	Successive Approximation ADC
5-11	SLO-2	operations of blocks	Analog voltage multiplier circuit and its applications,	Closed loop analysis of PLL	Spe <mark>cifications and</mark> characteristic parameters	Solving problems
S-12		Basic op-amp internal schematic	Operational Trans-Conductance Amplifier (OTA)	Voltage Controlled Oscillator	Linear Volt <mark>age Regulat</mark> ors using Op- amp,	Dual Slope ADC
3-12		operations of blocks	Comparators : operation	Solving problems	IC Regulators (78xx, 79xx, LM 317, LM 337, 723),	Flash Type ADC,
S-13	SLO-1	Review of data sheet of an op-amp.	Comparators applications	PLL applications	Switching Regulators -operation	Solving problems on Flash Type ADC,
3-13	SLO-2	Solving Problems	Sample and Hold circuit.	Solving problems	Types	Monolithic ADC
S 14-15	SLO-1 SLO-2	Lab 3: Rectifiers	Lab 6: Waveform generators: using op-amp & 555 Timer	Lab 9: Design of LPF, HPF, BPF and Band Reject Filters	III an 17. R-78 langer LIMI	Lab 15: Simulation experiments using EDA tools

Learning	
Resources	

- 1. Ramakant A. Gayakwad, Op-Amps and Linear Integrated Circuits, 4th ed., Prentice Hall, 2000
- 2. David A. Bell, Operational Amplifiers and Linear ICs, 3rd ed., OUP, 2013
- 3. Roy Choudhury, Shail Jain, Linear Integrated Circuits, 4th ed., New Age International Publishers, 2014 4. Robert F. Coughlin, Frederick F. Driscoll, Operational-Amplifiers and Linear Integrated Circuits, 6th ed.,
- Prentice Hall, 2001

 5. Sergio Franco, Design with operational amplifier and analog integrated circuits, McGraw Hill, 1997
- 6. LABORATORY MANUAL, Department of ECE, SRM University
- 7. David A Bell, Laboratory Manual for Operational Amplifiers & Linear ICs, 2nd ed., D.A. Bell, 2001
- 8. David La Lond, Experiments in Principles of Electronic Devices and Circuits, Delmar Publishers, 1993
- 9. Muhammed H Rashid, Introduction to PSpice using OrCAD for circuits and electronics, 3rd ed., Pearson, 2004
- 10. L. K. Maheshwari, M. M. S. Anand, Laboratory Experiments and PSPICE Simulations in Analog Electronics, PHI, 2006

Learning Ass	sessment			Martin :							
			7	Conti	nuous Learning Ass	essment (50% weig	htage)			Final Evansination	on /EOO/ waightaga)
	Bloom's Level of Thinking	CLA –	1 (10%)	CLA –	2 (15%)	CLA –	3 (15%)	CLA – 4	4 (<mark>10%)#</mark>	Final Examination	on (50% weightage)
	Level of Thirtking	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice
Level 1	Remember Understand	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%
Level 2	Apply Analyze	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%
Level 3	Evaluate Create	10%	10%	15%	15%	15%	15%	15%	15%	15%	15%
	Total	10	0 %	10	0 %	10	0 %	10	0 %		=

[#] CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, MOOCs, Certifications, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Mr. Anuj Kumar, Bombardier Transportation, Ahmedabad, <u>kumaranuj.anii@gmail.com</u>	1. Dr. Meenakshi, Professor of ECE, CEG, Anna University, meena68@annauniv.edu	1. Mr. Manikandan AVM, SRMIST
2. Mr. Hariharasudhan - Johnson Controls, Pune, hariharasudhan.v@jci.com	2. Dr. Venkatesan, Sr. Scientist, NIOT, Chennai, venkat@niot.res.in	2. Dr. M. Sangeetha, SRMIST

Cour	se Code	18CSC203J	Course Name	COMPUTER ORGANIZATION AND AR	CHITECTURE	Course Categor		С				Profes	sional C	Core					L -	F F	2	C 4
Pre-rec	uisite Cou	rses	Nil	Co-requisite Courses	Nil		Pr	ogres	ssive Cours	es						Ni	<u> </u>					
		Department			/ Codes/Standards			- 5.00					Nil									
					The No.																	
Course	Learning	Rationale (CLR):	The purpose of learning	g this course is to:	The Act		Learni	ing				Pi	rogram	Learnii	ng Ou	tcome	es (Pl	LO)				
CLR-1		the functional units				1	2	3	1	2	3	4	5 6	7	8	9	10	11	12	13	14	15
CLR-2	: Analyz	e the functions of a	arithmetic Units like ad <mark>ders</mark>	s, multipliers etc.		Ξ	· (%)	9	Q)							~						
CLR-3			of Pipelining and b <mark>asic pr</mark>			evel of Thinking (Bloom)	Proficiency (%)	Expected Attainment (%)	Engineering Knowledge		Design & Development		4			Individual & Team Work		Finance				
CLR-4			essing and perfor <mark>mance c</mark>		CALL OF PARTY AND ADDRESS.	_ B	enc	mer	owle	တ	pm	,	age e			E		in al	Б			
CLR-5			Input-Output organization			_ i≅	ofici	ain	조	llysi	velc	sigr	US It	જ ્		Lea	E	oX	E			
CLR-6	: Simula	ate simple fundame	ental units like <mark>half adder</mark> , i	full adder etc	and the second	그 듣	P. P.	#	De De	√na	De	De	<u>8</u> 3	ent		∞	cat	g.	Le			
				The second second	Service and	of L	ted	ted	eeri	E C	∞ ⊏	sis, arch	T ₹	ין שביל מיל	3	qual	E I	Σ	gic	<u>-</u>	7	-3
Course	Learning	Outcomes (CLO):	At the end of this cour	se, learners will be able to:		₩ W	Expected I	bed	gin	Problem Analysis	Sig	Analysis, Desi <mark>gn,</mark> Research	Modern Tool Usage Society & Culture	Environment &	Ethics	ξ	Communication	Project Mgt.	Life Long Learning	.080	PSO.	PSO-
		. , ,			Contract						ď	돈 짧	ĭ S	ш 0	显			፫	_	82	82	8
CLO-1				nteracts with computer hardware	V	2				Н	-	-		-	-	М	Ļ	-	M	-	-	-
CLO-2				outer logic, through simple combinational ar	ia sequentiai iogic circuit					H	Н	-	Н -	-	-	M	Ļ	-	M	-	-	-
CLO-3 CLO-4				units and the performance of Pipelining		3				H	H -	H		-	-	M	L	-	M M	-	-	-
CLO-4			illelism an <mark>d multi-c</mark> ore prod	essors. ems and evaluate the performance of memo	any ayatam	3				-	Н	Н		-	-	M M	L	-	M	-	-	_
CLO-5			rdware, so <mark>ftware a</mark> nd its int		ny system	3	85	75		Н	Н	H	H -		-	÷						
OLO-0	. Iuenin	y the computer han	uware, sonware and its int	eractions			00	170	1 1 11	1 , ,	- ' '	- / /	11 -		1-1	М	L		М	-	- 1	
Mo	dule		1	2	3						4							5				
	on (hour)		15	15	15		. 3				15							15				
S-1		Functional Units of	a computer	Addition and subtraction of Signed numbers	Fundamental concepts of processing unit	of basic		F	Parallelism	14				N	1emor	y sysi	tems ·	-Basi	c Cond	epts		
	SLO-2	Operational concep	ots	Problem solving	Performing ALU operation	on		1	Veed, types	of Par	allelis	sm		N	1emor	v hier	archv	,				
		Bus structures		Design of fast adders	Execution of complete in instruction		n, Brai	noh	applications						1emor							
S-2	SLO-2	Memory locations a	and addresses	Ripple carry adder and Carry look ahead adder	Multiple bus organization	n		F	Parallelism i	n Soft	ware			R	PAM, S	Semic	ondu	ctor F	RAM			
0.0	SLO-1	Memory operations	3	Multiplication of positive numbers	Hardwired control			1	nstruction le	evel pa	rallel	ism		R	OM,T	vpes						
S-3		Memory operations		Problem Solving	Generation of control sig	gnals			Data level p						peed,		cost					
S	SLO-1	Lab 1: To recognize	e various components of	Lab4:Study of TASM	Lab-7: Design of Half Ad	ddor Do	oian a	.f	ah 10: Ctu	du of A	rrough	Aultiplio	r Dooia	L.	ab-13	: Stuc	ly of (Carry	Save	Multip	licati	ion
4-5			stems Processing and		Full Adder	ider De	sign c		Lab-10. Stud Array Multi <mark>p</mark>	Study <mark>of Afray M</mark> ultiplier Design of Design of Design							out C	arry Sa	ve			
4-0		Memory units								Multiplication												
	SLO-1	Instructions, Instruc	ction sequencing	Signed operand multiplication Micro-programmed control-																		
S-6	SLO-2	Addressing modes		Problem solving Microinstruction Microinstruction Architectures of Parallel Systems - Flynn's classification Mappin				Microinstruction Architectures of Parallel Systems - Flynn's classification Mapping			g Fur	nction	s									
S-7	SLO-1	Problem solving		Fast multiplication- Bit pair recoding of Multipliers	Micro-program Sequence	ing		3	SISD,SIMD					R	Replac	emen	t Algo	orithm	าร			
	SLO-2	Introduction to Micr	roprocessor	Problem Solving	Micro instruction with Ne	ext addre	ess fiel	ld N	MIMD, MISL)				P	robler	n Sol	ving					

Me	odule	1	2	3	4	5
Durati	on (hour)	15	15	15	15	15
	SLO-1	Introduction to Assembly language	Carry Save Addition of summands	Basic concepts of pipelining	Hardware multithreading	Virtual Memory
S-8	SLO-2	Writing of assembly language programming	Problem Solving	Pipeline Performance	Coarse Grain parallelism, Fine Grain parallelism	Performance considerations of various memories
S		Lab-2:To understand how different	Lab 5: Addition of 16-bit number	Lab-8: Study of Ripple Carry Adder		Lab-14: Understanding Processing unit
9-10		components of PC are connected to work properly Assembling of System Components	Subtraction of 16-bit number	Design of Ripple Carry Adder	Lab-11: Study of Booth Algorithm	Design of primitive processing unit
S-11	SLO-1	ARM Processor: The thumb instruction se	Integer division – Restoring Division	Pipeline Hazards-Data hazards	Uni-processor and Multiprocessors	Input Output Organization
3-11	SLO-2	Processor and CPU cores	Solving Problems	Methods to overcome Data hazards	Multi-core processors	Need for Input output devices
	SLO-1	Instruction Encoding format	Non Restoring Division	Instruction Hazards	Multi-core processors	Memory mapped IO
S-12	SLO-2	Memory load and Store instruction in ARM	Solving Problems	Hazards on conditional and Unconditional Branching	Memory in Multiprocessor Systems	Program controlled IO
S-13	SLO-1	Basics of IO operations.	Floating point numbers and operations	IC.Oniroi nazaros	Cache Coherency in Multiprocessor Systems	Interrupts-Hardware, Enabling and Disabling Interrupts
	SLO-2	Basics of IO operations.	Solving Problems	Influence of hazards on instruction sets	MESI protocol for Multiprocessor Systems	Handling multiple Devices
S	SI ()_1	Lab -3To understand how different components of PC are connec <mark>ted to wo</mark> rk	Lab-6: Multiplication of 8-bit number	Lab-9: Study of Carry Look-ahead Adder	Lab-12: Program to carry out Booth	Lab-15: Understanding Pipeline concepts
14-15	SI U-/	properly Disassembling of Sy <mark>stem Components</mark>	Factorial of a given number			Design of basic pipeline.

	1.	Carl Hamacher, Zvonko <mark>Vranesic</mark> , SafwatZaky, Computer Organization, 5 th ed., McGraw-Hill, 2015
Learning	2.	Kai Hwang, Faye A. Briggs, Computer Architecture and Parallel Processing", 3rd ed., McGraw Hill, 2016
Resources	3.	Ghosh T. K., Computer Organization and Architecture, 3 rd ed., Tata McGraw-Hill, 2011
	4.	P. Hayes, Computer Architecture and Organization, 3 rd ed., McGraw Hill, 2015.

- 5. William Stallings, Computer Organization and Architecture Designing for Performance, 10th ed., Pearson Education, 2015
- 6. David A. Patterson and John L. Hennessy Computer Organization and Design A Hardware software interface, 5th ed., Morgan Kaufmann, 2014

Learning Ass	essment			THE RESERVE		4 1 4					
	Dloom'o			Conti	nuous Learning Ass	essment (50% weig	htage)	The state of the s		Final Evamination	n (E00/ woightage)
	Bloom's Level of Thinking	CLA –	1 (10%)	CLA –	2 (15%)	CLA -	3 (15%)	CLA – 4	4 (1 <mark>0%)</mark> #		n (50% weightage)
	Level of Thinking	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice
Level 1	Remember Understand	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%
Level 2	Apply Analyze	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%
Level 3	Evaluate Create	10%	10%	15%	15%	15%	15%	15%	15%	15%	15%
	Total	10	0 %	10	0 %	10	0 %	10	0 %		-

[#] CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, MOOCs, Certifications, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. T. V. Sankar, HCL Technologies Ltd, Chennai, sankar_t@hcl.com	1. Prof. A.P. Shanthi, ANNA University Chennai, a.p.shanthi@cs.annauniv.edu	1.Dr. V. Ganapathy, SRMIST 2. Dr. C. Malathy, SRMIST 3. Mrs M.S.Abirami, SRMIST

Course Code	18CSC303J	Course Name	D	ATABASE MANA	GEMENT SYS	STEMS			ourse		С				Pro	fessio	nal Co	ore					L 3	T 0	P 2	C 4
Pre-requisite C	`nureae	Nil	Co-requie	ite Courses			Nil					Progress	iva Co	nurco								Nil				$\overline{}$
Course Offering			Science and E		Data Book	/ Codes/S						Trogress	100 00	Juiso	,		-	Ni	il			1 111				
<u> </u>		,																								
Course Learning	Rationale (CLR):	The purpose of learning	ng thi <mark>s course</mark>	is to:	100	111		41		Learn	ing					Prog	ram L	earni	ing Ou	itcom	es (P	LO)				
CLR-1: Unde	rstand the fundame	ntals of Database Manag	e <mark>ment Syst</mark> er	ns, Architecture a	and Languages	S			1	2	3	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
		lesign process through <mark>El</mark>													당			llity								
Featu	ires	e Schema and mappi <mark>ng it</mark>			a through Data	abase Lai	nguage		Thinking (Bloom)	Expected Proficiency (%)	Attainment (%)	edge		ent	Design, Research			Environment & Sustainability		Vork		eor				
CLR-4: Famil	liarize queries using	Structure Query Langua	ge (SQL) and	PL/SQL			C 777 F. II) (B	() S	ner	l we	S	l g	<u>A</u>	age	ω	Sust		Ε .		inar	р			
		nent of the data <mark>base desi</mark> g					100		ğ.) Jei	aju	A S	lysi	l le	Sign	Us	草	∞5		Геа	ou	∞ ™	Learning			
CLR-6: Unde	rstand the practical	problems of concurrency	control and g	g <mark>ain knowledge al</mark>	bout failures ai	nd recove	ery		hin	Pr	Att	ng	Ana	De	Dec	00	2	ent		∞	cat	gt.	Ľ			
			- 17						of o	ted	ted	eeri	E	∞ ⊏	SiS,	E	₹ 8	E		Jual	Ę	∑ ∀	guc	<u>-</u>	.5	- 3
1	Outcomes (CLO):	At the <mark>end of this</mark> cou		will be able to:		D. Salda		4.0	Level	Expec	Expected /	Engineering Knowledge	Problem Analysis	Design & Development	Analysis,	Modern Tool Usage	Society & Culture	Enviro	Ethics	Individual & Team Work	Communication	Project Mgt. & Finance	Life Long l	PSO - 1	PS0 -	- OSA
		n DBMS A <mark>rchitectur</mark> e and							3	80	70	Н	М	L	L	-	-	-	-	L	L	L	Н	-	-	-
	the fundamentals of the fundamental of the fundame	of data mo <mark>dels to m</mark> odel a	an application	's data requireme	nts using cond	ceptual mo	odeling tools	s like	3	85		Н	Н	Н	Н	Н	-	-	-	Н	Н	Н	Н	-	-	-
		vert the E <mark>R model t</mark> o a da							3			Н		Н	Н	Н	-	-	-	Н	Н	Н	Н	-	-	-
		create, sto <mark>re and re</mark> trieve						-1177	3			Н	Н	Н	Н	Н	-	-	-	Η	Н	Н	Н	-	-	-
		mprove d <mark>atabase d</mark> esign							3	85		Н	Н	L	М	L	-	-	-	Μ	М	Μ	L	-	-	-
CLO-6: Appre	eciate the fundamer	ntal conce <mark>pts of tran</mark> sactio	n processing	 concurrency cor 	ntrol technique	es and rec	covery proce	edures	3	85	75	Н	Н	L	Н	L	-	-	-	Η	L	L	L	-	-	-
Module		1		2				3		-					4				1				5			_
Duration (hour)		15		15				15						-	15								<u> </u>			-
	What is Database	Management System													10				Tra	nsac	tion c		pts, pi	onert	ies	
S-1 SLO-2		IS over File Processing	Database D Design proc				of SQL-DDL re Creation,	, ,	,	TCL		Relation Operato						hra	of t	ransa	action	s,	nsacti			
SLO-1		pplications of DBMS	5 W 5 W			Defining	g Constraint	ts-Prima	arv K	ev. Fo	oreian	queries,						J, G					bility,		em	
	Purpose of databa		Entity Relati	ion ivioaei			nique, not nu													overj			•	•		
SLO-1	\r' \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		ED !'	77 (v)	T NR	Function	ns-aggregat	tion fun	ction	s		Pitfalls in Decomp										^ '	,			
S-3 SLO-2	Views of data		ER diagram	12-11	Thursday.		Functions-nns, string fur					Function and non	al De	pende			tion, t	rivial	Co	ncurr	ency	Conti	rOI			
SLO-1	Lab 1: SQL Data I	Definition Language	Lab4 : Inbui	It functions in SQ	L on sample				_			Lab10: I			cedur	es on .	samn	le	Lal	13:	PL/S0	QL E	xcepti	on Ha	ndlin	a
S	Commands on sai						Join Querie					exercise					,						ıte the			
4-5 SLO-2	* The abstract of to database must be	he project to construct framed	exercise.				e and execu ML,DCL,TCl					* Frame Queries				approp	oriate	Join		SQL proie		edure	s and	Func	ctions	for
S-6 SLO-1	S-6 SLO-1 Database system Architecture Keys , Attributes and Constraints						Sub Quaries, correlated sub quaries					closure of FD set , closure of attributes irreducible set of FD						Two- Phase Commit protocol, Recovery and Atomicity								
S-7 SLO-1 Data Independence Mapping Cardinality						Nested Queries, Views and its Types Normalization – 1Nf, 2NF, 3NF, Log-based recovery																				

Modul	le	1	2	3	4	5
Durati	ion (hour)	15	15	15	15	15
	SLO-2					
S-8	SLO-1 SLO-2	The evolution of Data Models	Extended ER - Generalization, Specialization and Aggregation	Transaction Control Commands Commit, Rollback, Savepoint	Decomposition using FD- dependency preservation,	concurrent executions of transactions and related problems
S 9-10	SLO-1 SLO-2	Lab 2: SQL Data Manipulation Language Commands * Identification of project Modules and functionality	Lab 5: Construct a ER Model for the application to be constructed to a Database	Lab 8: Set Operators & Views.* Frame and execute the appropriate In- Built functions for the project	Lab 11: PL/SQL Functions * Frame and execute the appropriate Set Operators & Views for the project	Lab 14: PL/SQL Trigger * Frame and execute the appropriate PL/SQL Cursors and Exceptional Handling for the project
S-11	SLO-1 SLO-2	Degrees of Data Abstraction	ER Diagram Issues Weak Entity	PL/SQL Concepts- Cursors	BCNF	Locking mechanism, solution to concurrency related problems
S-12	SLO-1 SLO-2	Database Users and DBA	Relational Model	Stored Procedure, Functions Triggers and Exceptional Handling	Multi- valued dependency, 4NF	Deadlock
S-13	SLO-1 SLO-2	Database Languages	Conversion of ER to Relational Table	Query Processing	Join dependency and 5NF	two-phase locking protocol, Isolation, Intentlocking
S 14-15	SLO-1	Lab 3: SQL Data Control Language Commands and Transaction control commands to the sample exercises	Lab 6: Nested Queries on sample exercise * Construction of Relational Table from the	Lab9: PL/SQL Conditional and Iterative Statements * Frame and execute the appropriate	execute the appropriate PL/SQL Conditional	Lab 15 : * Frame and execute the appropriate PL/SQL Cursors and Exceptional Handling for the
	SLO-2	* Identify the issues that can arise in a business perspective for the application	ER Diagram	Nested Queries for the project	and Iterative Statements for the project	project * Demo of the project

	1. Abraham Silberschat <mark>z, Henry</mark> F. Korth, S. Sudharshan, Database System Conceptsll, Sixth Edition,
Learning	Tata McGraw Hill,20 <mark>11.</mark>
Resources	2. Ramez Elmasri, Sha <mark>mkant B.</mark> Navathe, Fundamentals of Database SystemsII, Sixth Edition,
Nesources	Pearson Education, 2011.
	3. CJ Date, A Kannan, S Swamynathan, An Introduction to Database Systems, Eight Edition, Pearson
	Education, 2006.

- 4. Martin Gruber, Understanding SQL, Sybex, 1990
- 5. SharadMaheshwari,Introduction toSQLandPL/SQL,2^ded.,LaxmiPublications,2016.
- 6. RaghuramaKrishnan, JohannesGehrke, DatabaseManagementSystems, 3rdEdition, McGrawHill Education, 2003.

Learning Asse	essment				11/1							
	Bloom's	$\frac{CLA-1(10\%)}{CLA-1(10\%)}$							Final Examination (50% weightage)			
	Level of Thinking	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	
Level 1	Remember Understand	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%	
Level 2	Apply Analyze	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%	
Level 3	Evaluate Create	10%	10%	15%	15%	15%	15%	15%	15%	15%	15%	
	Total	10	0 %	10	00 %	1	00 %	10	00 %		-	

[#] CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Dr.Mariappan Vaithilingam, Engineering Leader Amazon, dr.v.m@ieee.org	1. Prof. A.P. Shanthi, ANNA University Chennai, a.p.shanthi@cs.annauniv.edu	1. Ms. Sasi Rekha Sankar SRMIST
2. Mr. Badinath, SDET, Amzon, sbadhrinath@gmail.com		2. Mr.Elizer, SRMIST

Course Code	18ECC311J	Course Name	MICROCONTROLLERS AND INTERFACING	Course		Professional Core	L	Т	Р	C	;
Course Code	10ECC3113	Course Name	MICROCONTROLLERS AND INTERFACING	Category	C	Froiessional Core	3	0	2	Δ	r

Pre-requisite Courses	18ECC212J	Co-requisite Courses	Nil	Progressive Courses	18ECC411J
Course Offering Department	Electronics and Comm	unication En <mark>gineering</mark>	Data Book / Codes/Standards	Nil	

-	CALACT.																	
Course Learning Rationale (CLR):	The purpose of learning this course is to:	L	.earnii	ng					Prog	ıram L	earnin-	ng Out	come	s (PLC)			
CLR-1: Understand basic	architecture of Intel 8086 microprocessor	1	2	3	1	2	3	4	5	6	7	8	9	10 1	11 12	13	14	15
CLR-2: Learn 8051 micro	controller architecture and pr <mark>ogramming</mark>			14	7												 	ı l
CLR-3: Interface a 8051 r	nicrocontroller to external input/output devices and perform input/output device programming in	Œ	(%	(%)	Φ		_	arch			Sustainability		ᆠ					
CLR-4: Learn PIC microck	ontrollers (Programma <mark>ble Interfac</mark> e Controllers)architecture and programming	8	, S) t	b		ie.	ese	4		tai		Work	7	<u> </u>			ı l
assembly and Em		Thinking(Bloom)	Proficiency (%)	Attainment	Knowledge	Analysis	Development	sign, R	Usage	ulture	∞ర		E		t. & Finance earning			
CLR-6: Provide strong for	undation for designi <mark>ng real wo</mark> rld applications using microcontrollers.	of Thir		ted Att	ering	m Ana	∞ర	Pe	n Tool	& C	Environment		∞ర		Mg g L	-	.5:	3:
(CLO).	At the end of this <mark>course, l</mark> earners will be able to:	Level	Expected	Expected	Engineering	Problem,	Design	Analysis,	Modern	Society	Enviro	Ethics	Individual	Communic	Project Life Lon	PSO-	PSO -	PSO-
CLO-1: Apply a basic con	cept of digital fun <mark>damental</mark> s to Microprocessor based personal computer system	1	60	70		Н			L									
CLO-2: Solve basic binary	r math operation <mark>s using th</mark> e microprocessor. / microcontroller	2	60	70	М										М			
CLO-3: Demonstrate prog	ramming proficie <mark>ncy usin</mark> g the various addressing modes of the target microprocessor / microcontroller	3	60	70		М	Н		Н									L
CLO-4: Distinguish and a	nalyze the prope <mark>rties of M</mark> icroprocessors & Microcontrollers.	1	60	70		М									Н			
CLO-5: Illustrate their pra-	ctical knowledge through laboratory experiments.	3	60	70		М	М		Н					Н				Н
CLO-6: Design and interfa	ace of various pe <mark>ripheral c</mark> hips with 8051 and PIC microcontroller	3	60	70			М	4	Н						Н	L		М

М	odule	8051 Microcontroller	8051 peripherals	External peripheral interfacing	PIC microcontroller	PIC peripheral Interfacing
Durati	ion (hour)	15	15	15	15	15
S-1	SLO-1 Basics of Microprocessor		Comparisons between Microprocessors and microcontroller	LCD interfacing	PIC Architecture	Timers
	SLO-2	Basics of Microprocessor	8051 architecture, Pin functions	LCD interfacing	Registers organization	Interrupts
S-2	SLO-1	8086 registers and its functions	Memory organization	Keyboard interfacing	Memory organization	I/O ports
3-2	SLO-2	8086 registers and its functions	Special Function Registers	Keyboard interfacing	Addressing modes	I2C bus
S-3	SLO-1	Instruction set of 8086 and simple programs	Instruction set-classification	Interfacing with external ROM	Instruction set: classification	LCD Interfacing
3-3	SLO-2	Instruction set of 8086 and simple programs	Instruction set-addressing modes	Interfacing with external RAM	logical operation	LCD Interfacing
S	SLO-1	Lab 1: Program(s) to demonstrate data transfer	Lab 4 : Program(s) – Basic Assembly	Lab 7 :Interfacing LED / 7-segment /	Lab 10: Program(s) to demonstrate	Lab 12: Interfacing LCD displays
4-5	SLO-2	operation, logical operation	language programming	LCD displays/ keyboard	logical operation	Lab 13. Interfacing LOD displays
S-6	SLO-1	Microprocessor bus, and signals	C Programming	ADC interfacing	Arithmetic operation	CCP modules
3-0	SLO-2	Microprocessor bus, and signals	C Programming	ADC interfacing	Arithmetic operation	Flash and EPROMS
S-7	SLO-1	8086 Hardware architecture	I/O programming	DAC interfacing	<u>branching</u>	ADC Interfacing
3-1	SLO-2	8086 Hardware architecture	I/O programming	DAC interfacing	branching	ADC Interfacing
S-8	SLO-1	Min mode system configuration	Timer programming	Sensor interfacing	time delay loop	DAC Interfacing
3-0	SLO-2	Min mode system configuration	Timer programming	sensor interfacing	time delay loop	DAC Interfacing

М	odule	8051 Microcontroller	8051 peripherals	External peripheral interfacing	PIC microcontroller	PIC peripheral Interfacing
Durati	on (hour)	15	15	15	15	15
S 9-10		Lab 2: Program(s) to demonstrate arithmetic operation, shift operation	Lab 5: Program(s) Timer and counter	Lab 8: Interfacing ADC / DAC	Lab 11:Program(s) to demonstrate arithmetic operation	Lab 14 : Interfacing ADC / DAC
S-11	SLO-1	Max mode system configuration	Programming the 8051 to transfer data serially	Stepper motor interfacing	CALL	PIC timer programming
3-11	SLO-2	Max mode system configuration	Programming the 8051 to receive data serially	Stepper motor interfacing	CALL	serial port programming
S-12	SLO-1	Advanced instructions,	8051 interrupts	DC motor interfacing	Programming in assembly	serial port programming
3-12	SLO-2	Interrupt processing	Programming timer interrupts	DC motor interfacing	Programming in assembly	interrupt programming
C 42	SLO-1	HALT and WAIT for test states	Programming external hardware interrupts	DS12887 RTC interfacing	Programming in Embedded C	CCP programming
S-13	SLO-2	DMA	Programming serial communication interrupts	DS12887 RTC interfacing	Programming in Embedded C	CCP programming
S	SLO-1	Lab 3: Program(s) to demonstrate decision	Lab 6: Program(s) – Serial communication	Lab 9: Interfacing DC motor / stepper	Lab 12:Program(s) to demonstrate	Lab 15 Program(s)Timer / Serial / Interrupt
		making and looping operation	using interrupt	motor / servo motor	CALL function	/ CCP

	1.	Krishna Kant, "Microprocessor and Microcontrollers, Architecture, Programming and System
		Design 8085, 8086, 8 <mark>051, 809</mark> 6", PHI, 2011.
Lameina	2.	Muhammad Ali Mazi <mark>di and Ja</mark> nice GillispieMazidi, "The 8051 - Microcontroller and Embedded
Learning Resources		systems", 7th Editio <mark>n, Pearso</mark> n Education, 2011.
Resources	3.	Kenneth.J.Ayala, "8 <mark>051 Micr</mark> ocontroller Architecture, Programming and Applications", 3rd edition,
		Thomson, 2007
	1	Subrataghoshal " 8051 Microcontroller Internals Instructions, Programming And Interfacing" 2nd

- 5. Muhammad Ali Mazidi-Rolin-D-Muckinlay, Danny Caussey. "PIC MICROCONTROLLER AND EMBEDDED SYSTEM USING ASSEMBLY AND C FOR PIC 18"
- 6. John B Beatman. "DESIGN WITH PIC MICROCONTROLLERS" prentice Hall

Learning Ass	essment					-					
_	Bloom's			Cont	nuous Learning Ass	essment (50% weig	htage)			Final Evamination	n (50% weightage)
		CLA -	1 (10%)	CLA -	2 (15%)	CLA -	3 (15%)	CLA – 4	4 (10 <mark>%)#</mark>		in (50% weightage)
	Level of Thinking	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice
Level 1	Remember Understand	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%
Level 2	Apply Analyze	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%
Level 3	Evaluate Create	10%	10%	15%	15%	15%	15%	15%	15%	15%	15%
	Total	10	0 %	10	0 %	10	0 %	10	0 %		-

[#]CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, MOOCs, Certifications, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Mr. Anuj Kumar, Bombardier Transportation, Ahmedabad, kumaranuj.anii@gmail.com	1. Dr. Meenakshi, Professor of ECE, CEG, Anna University, meena68@annauniv.edu	Dr. R. Manohari, Assistant Professor/ECE Dept
2. Mr. Hariharasudhan - Johnson Controls, Pune, hariharasudhan.v@jci.com	2. Dr. Venkatesan, Sr. Scientist, NIOT, Chennai, venkat@niot.res.in	

Course Code	18ECC312T	Course Name	HARDWARE INTERFACIN	G AND NETWORKING	Course Category	С	Profess	sional Core	L 3	T 0	P 0	C 3
Prerequisite Courses	•	Nil	Co-requisite Courses	Nil		Pi	rogressive Courses	Nil				
Course Offe	ring Departmen	nt Electr	onics and Communication Engineering	Data Book / Codes/ Standards		N	il					

Course L	earning Rationale (CLR):	The purpose of learning this course is to:	L	earnir	ng
CLR-1:	CAN is widely used wired of signaling	quasi real time network; it is essential to know about the standard, electrical requirements and	1	2	3
CLR-2:	CANopen is an industry sta controllers	andard application protocol used with CAN as underlying layer. It is used in many industrial	(Bloom)	(%)	(%)
CLR-3:	LIN bus, MODBUS, ProfiB	us are widely used automotive networks; they also appear along with CAN.	👸	l co	ent
CLR-4:	Flexray protocol is a latest	sophisticated protocol standard for use in automotive control networks.		cie	nn
CLR-5:	Automotive Ethernet is an about it and acquire basic	emerging networking in automotive applications. As an upcoming field it is essential to know skills.	of Thinking	d Proficiency	d Attainment (%)
CLR-6:	Understand the practical p	roblems of concurrency control and gain knowledge about failures and recovery	evel of	Expected	Expected
Course L	earning Outcomes (CLO):	At the end of this course, learners will be able to:	Lev	Ĕ	Ext
CLO-1:	Know and understand the	CAN electrical, mechanical standards and signaling methods.	3	80	70
CLO-2:	Know and understand the	CANop <mark>en protoc</mark> ol and will be able to analyze a typical application.	3	85	75
CLO-3:	Know and understand the	LINbus, MODBUS, and Profibus protocols and the software interfacing	3	75	70
CLO-4:	Know and understand the hardware chips	Flexray protocol, its application using software interfaces in "C", study corresponding support	3	85	80
CLO-5 :	Know and understand the study corresponding support	Automo <mark>tive Ether</mark> net, its specific EMI, EMC requirements as applied to automotive environment, or hardware chips.	3	85	75

				Progr	am Le	earnir	ng O	utcon	nes (F	PLO)				
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Engineering Knowledge	Problem Analysis	Design & Development	Analysis, Design, Research	Modern Tool Usage	Society & Culture	Environment & Sustainability	Ethics	Individual & Team Work	Communication	Project Mgt. & Finance	Life Long Learning	PSO - 1	PSO - 2	PSO - 3
Н														
Н	L	L												
Н	L	L												
М	М	М											L	
М	М	М												L

	1odule	CAN bus Introduction	CAN and CANopen	Profibus, LINbus, MODBUS	Flexray Protocol	Automotive Ethernet
Dura	tion (hour)	9	9	9	9	9
S-1	SLO-1	Introduction to CAN	CANopen overview	Profibus, network topologies	Introduction to Flexray	Intro to Automotive networking
3-1	SLO-2	Electrical properties	CANopen overview	Profibus, network topologies	Bus architectures	Intro to Automotive networking
S-2	SLO-1	CAN signaling and data rates	Communication requirements for embedded networking	Network configuration	Protocol operation control context	Electrical requirements
3-2	SLO-2	CAN signaling and data rates	Communication requirements for embedded networking	Network configuration	Operational overview	Electrical requirements
S-3	SLO-1	CAN data frame format	The object dictionary concept	Active components	Protocol operation control process	Network layer protocols. TCP/IP, UDP
3-3	SLO-2	CAN data frame format	The object dictionary concept	Active components	Protocol operation control process	Network layer protocols. TCP/IP, UDP
S-4	SLO-1	Collision and arbitration	Communication entries	Passive components: connectors, cables, etc.	Behavior during normal operation	Ports and sockets
	SLO-2	Design examples	SDO and PDO	Testing of profibus	Coding and decoding	Ports and sockets
S-5	SLO-1	Error handling	SDO and PDO	LIN bus basics	Coding and decoding	Ports and sockets
3-3	SLO-2	Error state diagram	PDO linking	LIN bus basics	Flexray Payload	Ports and sockets
S-6	SLO-1	CAN controller block diagram and working	Identifying objects COB-ID	LINbus protocol; master slave configuration	Wakeup and startup	Audio, video bridging

	SLO-2	CAN controller block diagram and working	EDS and DCF	LINbus protocol; master slave configuration	Wakeup and startup	Audio, video bridging
S-7	SLO-1	Software for CAN controller interfacing	PDO communication	Basics of MODBUS	Clock synchronization	Audio/Video transport protocol - IEEE1722
	SLO-2	Software for CAN controller interfacing	PDO communication	Basics of MODBUS	Clock synchronization	Audio/Video transport protocol
S-8	SLO-1	CAN development tools	SDO communication	MODBUS protocol	Controller host interface	Measurement, calibration, diagnostics
3-0	SLO-2	CAN development tools	SDO communication	MODBUS protocol	Controller host interface	Measurement, calibration, diagnostics
0.0	SLO-1	Demonstration of a typical CAN connection	Network management and safety critical features	MODBUS application	System parameters	Case studies
S-9	SLO-2	Demonstration of a typical CAN connection	Network management and safety critical features	MODBUS application	System parameters	Case studies

	1. Olaf Pfeiffer, Andrew Ayre and Christian Keydel, "Embedded networking with CAN and
	CANopen", Copper hill Technologies Corporation, 2008.
Learning	2. Reference: www.can-cia.org"
Resources	3. SGS-Thompson, "Lin Application note AN1278", SGS - Thompson Ltd,. 2002.
	4. Modbus-IDA, "MODB <mark>US applica</mark> tion protocol specification", Modbus-IDA, 2006.
	5. Siemens, "Profibus network manual", Siemens manual, 2009.
	6. Xiu Ji, "Profibus in practice: System Architecture and Design", CRC press, 2015.

- 7. Domnique parot, "Flexray and its applications: Real time multiplexed network", Wiley online library,
- Charles M. Kozierok, Colt Correa, Robert B. Boatright, Jeffery Quesnelle, "Automotive Ethernet: A definitive guide", Intrepid Control Systems, 2014.
 FlexRay Consortium, "FelxRay Communication system: Protocol specifications", FexRay Consortium,
- 2010.

Learning A	ssessment	- 100			all all	
_	Diagraia	Continuous Learning Assessmen	Final Examination (50%			
	Bloom's Level of Thinking	CLA – 1 (10%)	CLA – 2 (15%)	CLA – 3 (15%)	CLA – 4 (10%)#	weightage)
	Level of Thinking	Theory	Theory	Theory	Theory	Theory
ovol 1	Remember	40%	15%	15%	15%	15%
evel 1	Understand	40%	13%	13%	15%	15%
evel 2	Apply	40%	20%	20%	20%	20%
evel Z	Analyze	40%	20%	20%	2076	20%
evel 3	Evaluate	20%	15%	15%	15%	15%
-evel 3	Create	2070	1370	1370	1070	1070
	Total	100 %	100 %	100 %	100 %	100 %

[#]CLA - 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, MOOCs, Certifications, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Mr. Anui Kumar. Bombardier Transportation. Ahmedabad. kumaranui anii@gmail.com	1. Dr. Meenakshi, Professor of ECE, CEG, Anna University,	1. Prof. V. Natarajan SRMIST
P.Dr.Mariappan Vaithilingam, Engineering Leader Amazon, d <mark>r.v.m@jeee.</mark> org	2. Dr. Venkatesan, Sr. Scientist, NIOT, Chennai, venkat@niot.res.in	

Course 181	ECC313.1	ourse lame	EMBEDDED HARDWARE AND	OPERATING SYSTEMS	Course Category	С			Profe	ssional	Core				L 3	T 0		P 2	C 4	
Pre-requisite Courses Course Offering		ECC311J Electronics a	Co-requisite Courses and Communication Engineering	Nil Data Book / Codes/ Standa	Col	<mark>gressive</mark> urses a catalog o	f MSP42	or any	<mark>/ othe</mark> i	- M-CC	RTEX	иР	Nil							
Course Learning F	Rationale (CLR):	The purpose	e of learnin <mark>g this course</mark> is to:	Let m	1	Learnir	ng				Pro	ogram	Learni	ing Oı	ıtcome	s (PLC))			
CLR-1: To und	derstand the compl	ex embedded sy	ystem functions			1 2	3	1	2	3	4	5 6	7	8	9	10 1	1 12	13	14	15
	dy high end proces			- Contract		(Bloom)	(%)	dge		ent	search	9 0	Sustainability	•	Work	900	<u>a</u> <u>c</u>	,		
CLR-3: To imp	element complex re	quirements with	simple coding with operating syster	ms.	100		Attainment	owle	nalysis	Development	- Re	ol Usage Culture	ıstair		Team M	ation Finance	& rillall	1	2	က
CLR-4: To des	sign processor-bas	ed functions with	n OS concepts			Thinking d Proficie	ttair	g Z	\triangleleft	Deve	esign,	O 00			ž Te	mic +	ار g Le	ا ن	Ö	0
	oly RTOS implemen	ntation on embe	dded systems design			of Ti	Expected A	Engineering Knowledge	Problem	∞ŏ	Analysis, De	Society Society	Environment &	Till till	Individual &	Communication	Life Long	PSO	PSO	PSO
Course Learning (Outcomes (CLO):	At the end o	of this course, learners will be able to	· · · · · · · · · · · · · · · · · · ·	-	Level	Ш	ш		ă	Ana		Envir		Ĕ	مَ	-			
CLO-1: Read a	and understand ma	ny microproces	sor instructions and their use.		Ties and the second	3 80	70	M												

CLO-2: To implement and write code in assembly and C for embedded applications.

CLO-3: Understand the concepts and requirements of RTOS, in general basic OS principles.

CLO-4: The implementation and use of RTOS for embedded programs

CLO-5: Gain knowledge in related sample use cases.

3 85 75

3 75 70

3 85 80

3 85 75

М

М

Modul	е	Microprocessor a <mark>nd</mark> Microcontroller	I/O Programming	Thread Management	Time Management	Case Studies
Duration (hour)		15	15	15	15	15
S-1	SLO-1	Cortex-M processor architecture	Parallel I/O programming	Introduction to RTOS	Spin-lock semaphore	Real time systems: Data acquisition system
3-1	SLO-2	Cortex-M processor architecture	Sample programs	Introduction to RTOS	Cooperative scheduler	Approach
	SLO-1	Cortex-M processor architecture	Interrupt processing basics	Concurrent programming	Blocked state	Performance metrics
S-2	SLO-2	Cortex-M processor architecture	System tick; periodic interrupts	Thread fundamentals	Implementation	Examples
S-3	SLO-1	ARM Cortex assembly language - part1	Conditional execution	Shared resources and Critical sections	Thread rendezvous	Multilevel feedback queue
	SLO-2	Programming exercises	Conditional execution	Consumer producer problem	Example	priority scheduler
s	SLO-1	Practice: ARM Cortex assembly language with simulator	Practice: Interrupts and timers in C and assembly	Practice: Simple thread programming in RTOS	Practice: Two semaphore implementation	Practice: Priority based scheduling; threads and communications
4-5	SLO-2	Practice: ARM Cortex assembly language with simulator	Practice: Interrupts and timers in C and assembly	Practice: Simple thread programming in RTOS	Practice: One semaphore implementation	Practice: Priority based scheduling; threads and communications
S-6	SLO-1	ARM Cortex assembly language - part2	UART programming	Switching threads	FIFO & Little's theorem	DMA / high speed interface
	SLO-2	Programming exercises	UART programming	Profiling the OS	FIFO & Little's theorem	DMA / high speed interface

0.7	SLO-1	ARM Cortex microcontroller interface standards	Digital signal time measurement	Semaphores and implementation	Three semaphore implementations	Solid state disk
S-7	SLO-2	IDE software tools	Use of timers and compare, capture registers.	Operations on semaphores	Three semaphore implementations	Flash device driver
S-8	SLO-1	Embedded debugging tools in Keil IDE	SSI interface	Resource sharing	Kahn process networks	SD card interface
3-0	SLO-2	Embedded debugging example with simulation	SSI interface	Conditional variable	Kahn process networks	SD card interface
S 9-	SLO-1	Practice: C & assembly programming using Keil IDE and kit - I	Practice: Debugging hardware with target board	Practice: Multithreaded application in RTOS	Practice: Multithreaded application with communication.	Practice: Semaphore implementation experiment in RTOS
10	SLO-2	Practice: C & assembly programming using Keil IDE and kit	Practice: Debugging hardware with target board	Practice: Multithreaded application in RTOS	Practice: Multithreaded application with communication.	Practice: Semaphore implementation experiment in RTOS
S-11	SLO-1	Memory management -1	SSI programming with interrupt	Thread communications	Thread sleeping	Communication systems with Ethernet
3-11	SLO-2	Memory management -2	Analog I/O; A/D converter interfacing	Thread communications	Thread sleeping	Communication systems with ethernet
C 42	SLO-1	Embedded debugging tools in Keil IDE	Programming example	Process management	Deadlocks, monitors	Application layer protocols for embedded systems
S-12	SLO-2	Embedded debugging example with simulation	Programming example	Process management	Deadlocks, monitors	Application layer protocols for embedded systems
S-13	SLO-1	Review class	OS considerations of I/O devices	Dynamic linking and loading	Fixed scheduling	CoAP, MQTT
5-13	SLO-2	Review class	OS considerations of I/O devices	Dynamic linking and loading	Fixed scheduling	CoAP, MQTT
S	SLO-1	Practice: C & assembly programming using Keil IDE and kit	Practice: A/D interfacing	Practice: Program profiling	Practice: Priority based scheduling; threads and communications	Practice: Any application program using RTOS
14-15	SLO-2	Practice: C & assembly programming using Keil IDE and kit	Practice: A/D interfacing	Practice: Program profiling	Practice: Priority based scheduling; threads and communications	Practice: Any application program using RTOS

		1.	Jonathan Valvano, "Real time operating systems for ARM Cortex-M Microcontrollers,	
L	Learning		Embedded systems - Volume 3", Jonathan Valvano, 2017.	 K.C. Wang, "Embedded and Real time operating systems", Springer, 2017.
ŀ	Resources	2.	Andrew Sloss et all, "ARM system developers guide", Elsevier, 2004.	5. www.arm.com, for ARM cortex M references
		3.	Quing Li, "Real time techniques for embedded systems", CMP Books, 2003.	F CONTRACTOR

	Bloom's			Con	tinuous Learning Ass	essment (50% weigh	ntage)			Final Examination	on (50% weightage)		
	Level of Thinking	CLA – 1 (10%)		CLA –	2 (15%)	CLA – 3	(15%)	CLA – 4	CLA – 4 (10%)#		, ,		
	Ecver of Thirtiang	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice		
Level 1	Remember Understand	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%		
Level 2	Apply Analyze	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%		
Level 3	Evaluate Create	10%	10%	15%	15%	15%	15%	15%	15%	15%	15%		
	Total	10	0 %	- 1	00 %	100) %	10	00 %		-		

CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Mr. Anuj Kumar, Bombardier Transportation, Ahmedabad, kumaranuj.anii@gmail.com	1. Dr. Meenakshi, Professor of ECE, CEG, Anna University, meena68@annauniv.edu	1. Prof. V. Natarajan, Professor, ECE Dept, SRMIST
2.Dr.Mariappan Vaithilingam, Engineering Leader Amazon, dr.v.m@ieee.org	2. Dr. Venkatesan, Sr. Scientist, NIOT, Chennai, venkat@niot.res.in	2. Dr. Ruhan Bevi, Associate Professor/ECE



Course Code	18ECC411J	Course Name	FPG	A Based Embedded Systems		Course	С			Dro	nfaccio	onal Co	oro.			L		Т)	С	
Oodise Oode	102004110	Course Marrie	110	A Dased Embedded Gystems	(Category	U			1 10	7163310	Jilai Oc) C			3		0	- 1	2	4	
Dro rogui	inita Courana	1950030	03J or 18ECC212J	Co requisite Courses	l N				Duogra		Carre							NI:I				
	isite Courses ring Department		Electronics and Com <mark>mu</mark>	Co-requisite Courses	Data Book / Co		darde		Progre	essive	Cours	ses			Nil			Nil				_
Course One	ning Department		Electronics and Commit	inication Engineering	Dala Book / Co	ues/ Stant	uarus								IVII							_
Course Learning (CLR):	g Rationale	The purpose of I	earning this course is to	o:	H. M.	di.	Lear	ning				Pr	ogram	n Lear	rning O	utcon	nes (P	PLO)	-			
CLR-1: Many	high volume em	bedded systems n	eed to b <mark>e function s</mark> pec	rific			1 2	2 3	1	2	3	4	5	6	7	8	9	10	11 12	13	14 1	5
			with s <mark>hort devel</mark> opmer					1	7			ch										
				modules and low-power designs.			mo (%)	(%)	e e		Ħ	ear					¥		Φ			
		nd future application			SHIP THE PARTY		(Bloom)	in S	ed		ner	Ses	е				Wc		g _			
			is a necessary skill.	* /) gr	Attainment (%)	NO.	Sis	lop	Ę.	sag	<u>e</u>			Team Work	_	gt. & Finance Learning	'		
CLR-6: Many	high volume em	bedded systems n	<mark>eed to be</mark> function spec	rific	English .		Ę į	tai Z	조	al	eve	SSiC		井	± ≥			.≘	∞ ু			
					State of the		of Thinking	ed A	ering	n An	& D	s, De	Toc	' & Culture	ımen abili		Jal &	nnica	Mgt	, _	2	n
Course Learning (CLO):	g Outcomes	At the end of this	s course, learners will b	e able to:		34	Level o	Expected Attainment (%)	Engineering Knowledge	Problem Analysis	Design & Development	Analysis, Desi <mark>gn, Research</mark>	Modern Tool Usage	Society	Environment & Sustainability	Ethics	Individual &	Communication	Project Mgt. Life Long Le	PSO -	PSO -	50-
CLR-1: Micro	controller subsy	stem underst <mark>andin</mark>	g	200	1000		2 8	0 50	М													
CLR-2: Under	rstanding and de	signing with <mark>PSoC</mark>	S		THE REAL PROPERTY.	100	3 9	9 70		Н	Н		М				Μ					
	rstanding of Plati		7.0			1	2 8	0 70				4	М									
		GA architectu <mark>re des</mark>				100	3 9		-		Н	M	М				Μ					
		m FPGAs (e <mark>xampl</mark>		TO A SUM TO ME SHOW THE		11.7	2 9		L	L			L								/	И
CLR-6: Micro	controller subsy	stem unders <mark>tandin</mark>	g	Marie Digital United	And the second		2 8	0 50	M													

Module	le Microcontrollers and embedded systems		PSoC3/5	Platform FPGAs	System Design – I	System Design – II
Duratio	n (hour)	15	15	15	15	15
S-1	SLO-1	Embedded systems performance criteria - Interrupts	PSoC3/5 architecture overview	Design challenges, life cycle	Design quality: correctness, reliability, resilience.	Spatial design: Principles of parallelism
5-1	SLO-2	Embedded systems performance criteria - Interrupts	PSoC3/5 architecture overview	Metrics: measures of success	Modules and interfaces	Granularity, degree of parallelism
S-2	SLO-1	Embedded systems performance criteria - DMA	PSoC3 architecture details and 8051 instructions	PLD basics	Abstraction and state,	Spatial organizations
5-2	SLO-2	Latency and problems	PSoC3 architecture details and 8051 instructions	FPGA configurations	Cohesion and coupling and control flow graph	Spatial organizations
S-3	SLO-1	Embedded system subsystems: A/D conversion	PSoC C language	VHDL and Verilog intro	Origin of Platform FPGA Designs	Identifying parallelism
S-3	SLO-2	Digital ports & its current capacity	Interrupt priority and nesting	VHDL and Verilog intro	Platform FPGA components	Ordering, dependence, uniform dependence vectors
S	SLO-1	Practice : Keil IDE – 8051 Simulation experiment	Practice: PSoC 8051 simulation program in C	Practice: VHDL and Verilog practice session	Practice: Creating IP core	Practice: Useful VHDL topics for spatial design
4 - 5	SLO-2	Practice : Keil IDE – 8051 Simulation experiment	Practice: PSoC 8051 simulation program in C	Practice: VHDL and Verilog practice session	Practice: Creating IP core	Practice: Useful VHDL topics for spatial design

Module		Microcontrollers and embedded systems	PSoC3/5	Platform FPGAs	System Design – I	System Design – II
Duration	n (hour)	15	15	15	15	15
S-6	SLO-1	Introduction to other digital interfaces	The concept of memory and its connectivity to CPU	Xilinx Virtex 5 IDE	Adding to platform FPGA systems	Parallelism within FGPA hardware cores within FPGA designs
S-0	SLO-2	Introduction to other digital interfaces	External memory access	Xilinx Virtex 5 IDE	Assembling custom compute cores	Parallelism within FGPA hardware cores within FPGA designs
S-7	SLO-1	Sensors and sensing principles. Optical, capacitive sensors	Memory access priority, Direct Memory Access	Slices and CLBs	Software design: root file system, cross- developmental tools	Managing bandwidth: Balancing
	SLO-2	Magnetic, RF sensors	Different DMA modes	Various slices in Virtex 5	Monitors and bootloaders	Managing bandwidth: Balancing
0.0	SLO-1	Other sensors	Clocking system: Internal master oscillator	Bit stream	Monitors and bootloaders	Khan process network
S-8	SLO-2	Interfacing techniques	IMO, and sleep/wake up modes	Programming FPGA	Connecting the hardware to the base system.	Khan process network
S	SLO-1	Practice: Embedded sensors and sensing	Practice: PSoC 8051 simulation program in C	Practice: Sample programming FPGA – I	Practice :Hardware Integration	Practice: On-chip memory access, FIFOs
9 -10	SLO-2	Practice: Embedded sensors and sensing	Practice: PSoC 8051 simulation program in C	Practice: Sample programming FPGA - I	Practice :Hardware Integration	Practice: On-chip memory access, FIFOs
S-11	SLO-1	Processing: Mathematical views.	Clock distribution	Spectrometer example using Xilinx IDE	Overview of partitioning platform	Platform FPGA bandwidth techniques
5-11	SLO-2	Processing: Mathematical views.	Internal low speed clock	Spectrometer example using Xilinx IDE	Analytical solution to partitioning	Platform FPGA bandwidth techniques
S-12	SLO-1	Micro controller subsystems	Types of reset	Sample IP core design for digital logic	Resource considerations	On-chip, off-chip memory
S-12	SLO-2	Micro controller subsystems	Interrupts and interrupt lines	Sample IP core design for digital logic	Analytical approach	Memory access techniques
S-13	SLO-1	Programmable logic and mixed signal design fundamentals	Clock distribution	Sample IP core design for digital logic	Transfer of state	Off chip memory access: I/O, DMA.
J-13	SLO-2	Programmable logic and mixed signal design fundamentals	Power management: Internal regulators	Sample IP core design for digital logic	Practical issues: profiling issues	Bus and bus controller
S	SLO-1	Practice: Programmable logic design	Practice: PSoC 8051 simulation program in C	Practice: Sample programming FPGA – II	Practice: Building base systems	Practice: Block RAM, local link interface
14-15	SLO-2	Practice: Programmable logic design	Practice: PSoC 8051 simulation program in C	Practice: Sample programming FPGA – II	Practice: Building base systems	Practice: Block RAM, local link interface

Learning Resources	 Robert Ashby, "Designers guide to the Cypress PSoC", Cypress Semiconductors, 2005. Edward H. Currie and David Van Ess, "PSoC3/5 Reference Book", Cypress Semiconductor, 2010.
-----------------------	--

- 3. Sass and Schmidt, "Embedded system design with Platform FPGAs", Morgan Kaufmann, 2010.
- 4. A.Arockia Bazil Raj FPGA based embedded system developers guide , "CRC press 1st edition 2018"

Learning Asse	essment												
	Bloom's		Continuous Learning Assessment (50% weightage)										
		CLA – 1	(10%)	CLA – 2	(15%)	CLA - 3	(15%)	CLA – 4	(10%)#	Final Examination (50% weightage)			
	Level of Thinking	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice		
Level 1	Remember Understand	20%	20%	15%	15%	15%	15%	15%	15%	15%	15%		
Level 2	Apply Analyze	20%	20%	20%	20%	20%	20%	20%	20%	20%	20%		
Level 3	Evaluate Create	10%	10%	15%	15%	15%	15%	1 <mark>5%</mark>	15%	15%	15%		
	Total	10	0 %	10	0 %	10	0 %	10	<mark>0 %</mark>	-			

CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Mr. Anuj Kumar, Bombardier Transportation, Ahmedabad, kumaranuj.anii@gmail.com	1. Dr. Meenakshi, Professor of ECE, CEG, Anna University, meena68@annauniv.edu	1. Prof. V. Natarajan, Professor, ECE Dept, SRMIST
2.Dr.Mariappan Vaithilingam, Engineering Leader Amazon, dr.v.m@jeee.org	2. Dr. Venkatesan, Sr. Scientist, NIOT, Chennai, venkat@niot.res.in	



Course Code	18ECC351T	Course Name	Э	COMPREHENSION	·	_	ours		С		P	rofes	siona	l Core	9		(-	T 1	P 0	<u>C</u>
Pre-requisite	Courses	T NII	Co-requisite Co	ourses	NIL				Progre	ssive	Cour	ses						VIL			
Course Offering Depart			tronics and Communication Engineer		Book / Codes/Standards							Nil									
Course Learning Ration: (CLR): CLR-1: Acquire skills to CLR-2: Acquire skills to CLR-3: Acquire skills to CLR-4: Acquire skills to CLR-5: Acquire skills to CLR-6: Acquire skills to	The purpose of solve real world proposed of solve real world proposed real world propo	of learning this coroblems in Analogoblems in Data a coblems in Data a coblems in Operation of the Course, learn competence to secompetence to		IC) ramming ramming rare Electronics (Discrete I Object Oriented Prure and Data base Natrocontrollers and Ind	e & IC) cogramming Management nterfacing		1 (Bloom) 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	(%) 85 85 85 85 85 85 85	3 (%) Expected Attainment (%) 80 80 80 80 80	HHHHEngineering Knowledge L	т т т п Problem Analysis	3 4 H Design & Development T M H Design & Development H L L L M H L L L M H L L L M H L L L M H L L L M H L L L M H L L M H L L M H L L M H L L M H L L M H L L M H L M	5	& Culture	J ment &		10	inance	12 1	2	-3
Duration (hour)	3		3		3			3	-								3				
S-1 SLO-1 Tutoria SLO-2 Probler S-2 SLO-1 Tutoria SLO-2 Probler	on Semiconductor on Solving on Digital Electroni on Solving on Integrated Circu on Solving	Proics Tut	torial on Signals and Systems soblem Solving torial on Computer Systems solving torial on Computer System Design soblem Solving	Problem Solving Tutorial on Databa Problem Solving	Structures Oriented Programming ase Management	Tutorial on Problem So. Tutorial on Problem So. Tutorial on Problem So. bal, "Compute	Iving Con Iving Ope Iving	rocont g mputer g erating	rollers Archit	ecture ms	9	Pr Mo Mo File File	obler odel odel nal To nal To	m Sol Test Test est est	ving					em de	sign
Learning 1. Resources 2.	Holdings Private L	Limited,ebook,20	nterview Questions and Answers" Ar 019 Signals and Systems, 3rd Edition (Sc		Limited 2013 4. Samantha		/CQ	183										-		c Hold	lings

	Dlaamia		Continuous Learning Assessment (100% weightage)										
	Bloom's	CLA –	1 (20%)	CLA -	2 (30%)	CLA - 3	(30%)	CLA – 4	1 (20%)#	rinai Ex	amination		
	Level of Thinking	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice	Theory	Practice		
Level 1	Remember Understand	40%		30%	CHE	30%	-	30%	-	-	-		
Level 2	Apply Analyze	40%		40%	3-11	40%	411-	40%	-	-	-		
Level 3	Evaluate Create	20%		30%	-	30%	0	30%	-	-	-		
	Total	10	0 %	10	00 %	100	%	10	0 %	-			

CLA – 4 can be from any combination of these: Assignments, Seminars, Tech Talks, Mini-Projects, Case-Studies, Self-Study, MOOCs, Certifications, Conf. Paper etc.,

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
1. Mr. Anuj Kumar, Bombardier Transportation <mark>, Ahmeda</mark> bad, kumaranuj.anii@gmail.com	1. Dr. Meenakshi, Professor of ECE, CEG, Anna University, meena68@annauniv.edu	Dr. M.S. Vasanthi, SRMIST
2. Mr. Hariharasudhan - Johnson Controls, Pune, hariharasudhan.v@jci.com	2. Dr. Venkatesan, Sr. Scientist, NIOT, Chennai, venkat@niot.res.in	

