# **SRM Institute of Science and Technology**

(Deemed to be University u/s 3 of UGC Act, 1956)

College of Engineering and Technology

School of Bio Engineering

Department of Chemical Engineering

# MINOR IN SEMICONDUCTOR PROCESS ENGINEERING

0	Farm detter Oarman Title		Hours/	Week	
Course Code	Foundation Courses- Title	L	T	Р	С
21MCH131F	Introduction to Semiconductor Fabrication Technology	3	0	0	3
21MCH132F	Chemical Engineering Principles in Chip Processing and Semiconductors	3	0	0	3
21MCH133F	Deposition Process Kinetics and Technology	3	0	0	3
21MCH134F	Thin Film Deposition Techniques	3	0	0	3
	Total Learning Cred	its			12
<b>Elective Cours</b>	es (E)				
Cauras Cada	Floative Courses Title (Amy 2)	ı	Hours/ \	Neek	_
Course Code	Elective Courses -Title (Any 2)	L	Т	Р	C
21MCH231E	Advanced materials and characterization in semiconductor manufacturing	3	0	0	3
21MCH232E <sup>3</sup>	Lean Manufacturing Practices of Semiconductors	3	0	0	3
21MCH233E	Quality Control in Chip Manufacturing	3	0	0	3
	Total Learning Cred	14_			6

<sup>3 -</sup> Blended mode (online)

Course	21MCH131F	Course	INTRODU		MICONDUCTOR FABRICATION	C	ourse	F				For	undatio	on			I	T	P	C
Code	ZIMCIIIJII	Name		TH	ECHNOLOGY	Cat	tegory	1				10	undan	J11			3	0	0	3
Pre-requisi	ite			Co-requisite			Progressi	ve												
Course				Courses			Course													
Course Off	fering Department	Chemi	ical Engineer	ing	Data Book / Codes/Standards	S														
Course Lea (CLR):	arning Rationale	Th	e purpose of	f learning this o	course is to:							Pr	ogram	Outcor	mes (Po	D)				
CLR-1:	Cain a comprehensive understanding of semiconductor materials, covering the initial phases of semiconductor								1	2	3	4	5	6	7	8	9	10	11	12
CLR-2:	Grasp the diverse fabrication prod		ployed to bui	ld the layered st	ructures of integrated circuits.and the wa	fer						×								
CLR-3:	Understand how circuit designs are transferred onto the water and how material is selectively removed, to create										solutions	complex			lity					
CLR-4:	4: Know the final stages of manufacturing that ensure the device's functionality, durability, and connectivity.							ledge		of	of	0	society	Sustainability		Work		ince		
CLR-5:	LR-5: Highlights the critical factors that influence the economic viability and performance of semiconductor products.					ducts.		Knowledge	Analysis	evelopment	investigations s	Fool Usage	and	જ		t Team	nication	. & Finance	Ĕ	
								_	ng	Αn	š	inv	,8	ıeer	ent		1 &	110	ef.	기그

			E E	c	70	H 4	-	· =	=		72	Ξ	2	ũ
Course C	outcomes (CO): At the end of this course, learners will be able to:		Enginee	Problem	Design/	Conduct	Modern	The engi	Environn	Ethics	Individua	Commu	Project	Life Long
	Learn the key principles of semiconductor materials relevant to device fabrication and the stages of the wafer				•									
CO-1:	fabrication process.		3		2									
CO-2 :	Describe various thin film deposition and etching techniques used in semiconductor manufacturing.		3		2									
CO-3:	Analyze the lithography and patterning processes for device fabrication.			3	2									
CO-4:	Comprehend the doping, layer deposition, and etching concepts.		2		3									
CO-5:	Discuss the importance of testing and packaging technologies for semiconductor devices.								3					

# Module 1: Overview of Semiconductor Industry, Materials, and Chemicals

9 hours

Origin and growth of semiconductor Industry technology (micro and nano level), Stages of solid-state devices preparation, Invention of the transistor, Basic of Semiconductors and their types - semiconductor materials and their properties -states and properties of matter – Chemical purity and safety issues.

# Module 2: Silicon wafer preparation

9 Hours

Moore's law, Crystal growth techniques: Czochralski (CZ) and Float Zone (FZ) methods – Wafer terminologies, Basic wafer – fabrication operations-example, Outline of Wafer preparation: slicing, lapping, polishing, cleaning, wafer sort, packaging – Contamination control, contamination sources, and Need of the clean room & its elements. Surface cleaning and drying processes.

#### Module 3: Wafer Surface Preparation And Lithography

9 hours

Factors affecting the successful wafer yield – Oxidation process for SiO<sub>2</sub> layer formation, oxidation Process flow – Photo resist chemistry, Ten-Step Patterning Process—Surface Preparation to Exposure, Optical and Non-optical lithography: Principles, resolution, depth of focus. Photoresists: types, properties, processing. Exposure systems: contact, proximity, projection (stepper, scanner), Resolution enhancement techniques (RETs): phase-shifting masks (PSMs), optical proximity correction (OPC), Non-optical lithography: Electron beam lithography (EBL), X-ray lithography, Deep ultraviolet (DUV) lithography, Extreme ultraviolet (EUV) lithography

#### Module 4: Doping And Layer Deposition Processes

9 hours

Diffusion: Fick's laws, diffusion mechanisms, solid-state diffusion and ion-implantation doping – Over view of deposition system, Physical Vapor Deposition (PVD): Thermal evaporation, Sputtering (DC, RF, magnetron) - Chemical Vapor Deposition (CVD): Basics of CVD: reaction kinetics, transport phenomena, Low-Pressure CVD (LPCVD), Plasma-Enhanced CVD (PECVD). Metal-Organic CVD (MOCVD). Epitaxy: Vapor-phase epitaxy (VPE): Molecular beam epitaxy (MBE): Atomic Laver Deposition (ALD). Etching

#### Module 5: Interconnection And Packaging

9 hours

Metallization: Aluminum and copper metallization, Sputtering, evaporation, and electroplating, Damascene process, Dielectric materials: Silicon dioxide, low-k dielectrics, Deposition techniques, Multilevel interconnects. Packaging: Die bonding; Wire bonding; Flip-chip bonding; Packaging materials and technologies. Emerging trends: New materials: Ge, III-V compounds, 2D materials. Nanotechnology in semiconductor fabrication. 3D IC fabrication

## Learning Resources

- Quirk, Michael, and Julian Serda. Semiconductor manufacturing technology. Vol. 1. Upper Saddle River, NJ: Prentice Hall, 2001.
- Plummer, James D. Silicon VLSI technology: fundamentals, practice, and modeling. Pearson Education India, 2009.
- 3. May, Gary S. Fundamentals of semiconductor fabrication. Wiley, 2004.
- 4. Peter Van Zant, "Microchip Fabrication: A Practical Guide to Semiconductor Processing". McGraw-Hill Professional. Sixth Edition. 2014.
- 5. Campbell, Stephen A. The science and engineering of microelectronic fabrication. Oxford University Press, (2001).
- 6. James D. Plummer, Michael D. Deal, Peter B. Griffin, "Silicon VLSI Technology: Fundamentals, Practice and Modeling", Prentice Hall India Private Limited, 2000

			Continuous Learning - By the Co	g Assessment (CLA) urse Faculty		By The CoE				
	Bloom's Level of Thinking		mative of unit test (50%)	CLA-II	g Learning - Practice 0%)	Summative Final Examination (40% weightage)				
		Theory	Practice	Theory	Practice	Theory	Practice			
Level 1	Remember	10	-	10	-		-			
Level 2	Understand	20	-	20	-		-			
Level 3	Apply	30	-	30	-		-			
Level 4	Analyze	30	-	30	-		-			
Level 5	Evaluate	10	-	10	-	-	-			
Level 6	Create	-	-	-	-	-	-			
	Total									

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
Mr. N. Nagarajan, Vica Procident Engineering, EDCOCEN But Ltd.	Dr. S. Sundaramoorthy, Professor, Puducherry	Dr. K. Selvam
Mr. N. Nagarajan, Vice President Engineering, EPCOGEN Pvt Ltd	Technological University	DI. N. Selvalli

ive es					NIL					
					IVIL					
				NIL	L					
$\overline{}$			Pro	ogram Oı	utcomes (	PO)				
2	3	4	5	6	7	8	9	10	11	12
blem Analysis	sign/development of utions	nduct investigations of nplex problems	dem Tool Usage	engineer and society	vironment & stainability	lics	ividual & Team Work	mmunication	ject Mgt. & Finance	Life Long Learning
Pro		Cor	Mo	The	Env	Eth	Ind	ථි	Pro	Lif.
+				<del> </del>	<del>                                     </del>			$\vdash$		<del></del>
++				<del> </del>	+			$\vdash$		
					+					
+	1				+					
	Problem Analysis	Problem Analysis  Design/development  Solutions	Problem Analysis  Design/development solutions Conduct investigatio	2 2 2 2 2 1	2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2 2 2 2	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2 2 2 2	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

#### Module 2: Fluid mechanics applications

9 Hours

Fluid properties and classification, basic equations of fluid flow, laminar flow and turbulent flow of fluids in channels, flow of liquids in thin layers, Fluid flow in micro-channels, Capillary and surface tension driven flow, applications in etching, doping, deposition and wafer cleaning process, Fluid metering devices and control valves in semiconductor fabrication, Cleanroom design

Module 3: Unit Processes 9 Hours

Wafer Slicing and Polishing, cleaning operations and preparation of wafer, thin film deposition methods - CVD, PVD methods, lithography technique and etching process, diffusion and ion implantation, metal deposition and metallization process

# Module 4: Process Monitoring

9 Hours

Wafer State Measurements, Interferometry, Ellipsometry, Particle/Defect Inspection, Cleanroom Air Monitoring, Product Monitoring, Grinding, stress relief and dicing operations, Thermal Operations, temperature, pressure and gas flow, Residual Gas Analysis in plasma operations

Module 5: packing and Testing

9 Hours

Wafer dicing – mechanical sawing, laser cutting, plasma dicing, Wafer-level packaging (WLP), purposes of wafer testing, types of tests, tools and techniques for wafer testing Speciality gas and Clean Dry Air (CDA) system. Speciality gas dispense and distribution, clean dry air, waste gas abatement systems, fundamentals, principles, major components and considerations, perfluorocarbon compounds (PFC) abatement theory and strategies, catalytic abatement process, elements of chemical and slurry handling systems, fluid handling components and fluid measurement devices

Learning	3
Resource	

- 1) Fundamentals of Semiconductor Manufacturing and Process Control, Gary S. May and Costas J. Spanos, IEEE Wiley Inter science, John Wiley & Sons, inc., publication
- 2) Semiconductor Manufacturing Handbook, Hwaiyu Geng, McGraw-Hill company, 2005.
  3) Unit Operations of Chemical Engineering, Warren L. McCabe, Julian C. Smith, Peter Harriott, fifth edition, McGraw-Hill Chemical Engineering Series

			Continuous Learnin - By the Co	g Assessment (CLA) ourse Faculty		Ву Т	he CoE	
	Bloom's Level of Thinking		mative of unit test (50%)	ing Learning II- Practice 10%)		mative Final tion (40% ge)		
		Theory	Practice	Theory	Practice	Theory	Practice	
Level 1	Remember	40%	-	30%	-	30%	-	
Level 2	Understand	40%	-	40%	-	40%	-	
Level 3	Apply	20%	-	30%	-	30%	-	
Level 4	Analyze		-		-		-	
Level 5	Evaluate		-		-	-	-	
Level 6	Create	-	-	-	-	-	-	
	Total	1	00%	1	100%	100%		

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
Mr. N. Nagarajan, Vice President Engineering, EPCOGEN Pvt Ltd	Dr. S. Sundaramoorthy, Professor, Puducherry Technological University	Dr. M. Magesh Kumar, SRMIST

Course Code	21MCH133F	Course Name	DEPOSITION PROCESS	KINETICS AND TECHNOLOGY	Co Cate	urse	F				Founda	ation			1 3	T 1	P C 0 3
Pre-requ Cours	ses   NIL		Co-requisite Courses	Nil		Progres Cou											
Course C	offering Department	Cher	mical Engineering	Data Book / Codes/Standar	ds												
Course I	earning Rationale (C	LR)·	The purpose of learning this	s course is to:						Pro	ogram O	utcomes (F	P(O)				
CLR-1:				3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3		1	2	3	4	5	6	7	8	9	10	11	12
CLR-2:	Master vacuum-ba	sed thin-fi	ilm deposition methods			40			<u>.</u>								
CLR-3:	Gain expertise in c	hemical re	eaction-based thin-film growth	processes		gpa		Jo	ns of		siety			Vork		ooi	
CLR-4:	Explore the influer	nce of ther	modynamics and kinetics on the	in-film growth parameters		owle	.13	nent	atio	age	3 soc			am V	u	inar	ing
CLR-5:	CLR-5: Learn techniques for analyzing thin-film properties and applying them in fields					Kn	Analysis	lopr	estig	1 Os	r and	t & ity		z Tea	atio	& I	earn
	<del>-</del>	-		· · ·	-	ring	Αn	deve	t inv x pı	Toc	inee	men		ıal &	unic	Mgt	ug L
Course C	Course Outcomes (CO):  At the end of this course, learners will be able to:					Engineering Knowledge	Problem 4	Design/development of	Conduct investigations complex problems	Modern Tool Usage	The engineer and society	Environment & Sustainability	Ethics	Individual & Team Work	Communication	Project Mgt. & Finance	Life Long Learning
CO-1:	Ability to design a	nd operate	vacuum systems for deposition	n processes				3		1							
CO-2:	Skills to select and	optimize	PVD methods for metallic/oxio	le thin films		1	2										
CO-3:	Competence in ana	lyzing CV	D reaction pathways and react	or design			2	2									
CO-4:	Ability to model de	eposition l	kinetics for tailored film proper	ties			2	3									
CO-5:	Proficiency in thin	film-base	d sensors			1	2										
Kinetic t measure <b>Module</b>	ement (Pirani, Penn 2: Thermodynami	xwell-Boli ing gauge cs of Ph	tzmann distribution, molecule es), conductance calculation ysical Vapor Deposition (F	ar impingement flux, mean free path s, and Knudsen equation and gas to VD) Techniques ad sources, deposition monitoring, S	ransport	mecha	anism	· S								9	Hours Hours
sight de	position, conforma	l coverag	ge, and film structure developed apor Deposition (CVD) Tec	opment	pattering	g. DO/1		ignour	эн ориш	omig, to	argot ma	icorraio, pr		aymam	100, LII		Hours
CVD the	ermodynamics and l	kinetics: F	Reaction equilibria, surface p	rocesses, diffusion-limited deposition	on. Techi	niques	: Thei	mal C	VD, plas	ma-enl	hanced (	CVD (PEC	CVD), i	aeroso	l-assis	ted	
			owth monitoring, composit	on control													
Module		orption, s		lopment, Thermodynamic vs. kineti	c control.	: Struc	ture-p	roper	ty relatio	nships,	In-situ d	characteri	zation:	Thick	ness	9	Hours
Nucleati	ing, stress measur	omont															

Learning	1.	David M. Hata, Elena V. Brewer, and Nancy J. Louwagie, Introduction to	4.	Anthony C Jones and Michael L Hitchman, Chemical Vapor Deposition Precursors,
Resources		Vacuum Technology, Milne Open Textbooks, 2023.		Processes and Applications, RSC Publishing, 2009.

2.	Xiu-Tian Yan, and Yongdong Xu, Chemical Vapor Deposition: An Integrated	5. Donald M Mattox, Handbook of Physical Vapor Deposition (PVD) Processing, Elsevier,
	Engineering Design for Advanced Materials, Springer, 2012.	2nd Edition, 2000.
3.	John E. Mahan, Physical Vapor Deposition of Thin Films, Wiley-Interscience,	6. P. Ciureanu, and S. Middelhoek, Thin Film Resistive Sensors, CRC Press, First edition,
	1st edition, 2000.	1992.

			Continuous Learning - By the Co	g Assessment (CLA) urse Faculty		By The CoE			
	Bloom's Level of Thinking		mative of unit test (50%)	<b>Life Long Learning</b> CLA-II- Practice (10%)		Summative Final Examination (40% weightage)			
		Theory	Practice	Theory	Practice	Theory	Practice		
Level 1	Remember	30%	-	30%	-	30%	-		
Level 2	Understand	30%	-	30%	-	30%	-		
Level 3	Apply	20%	-	20%	-	20%	-		
Level 4	Analyze	20%	-	20%	-	20%	-		
Level 5	Evaluate		-		-	-	-		
Level 6	Create	-	-	-	-	-	-		
	Total					•	•		

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
Mr. N. Nagarajan, Vice President Engineering, EPCOGEN Pvt Ltd	Dr. S. Sundaramoorthy, Professor, Puducherry Technological University	K.Anbalagan,SRMIST

Course Code	21140	CH134F	Course Name	TI	IIN EII M DEDOCITION TECHNIQUES		Course Category	Б	Foundation	L	T	P	C
Course Code	211010	л134г	Course Ivaine	THIN FILM DEPOSITION TECHNIQUES		Course Category		Foundation	3	0	0	3	
Pre-requisite Course	es	-Nil-	Co-requisite Courses		-Nil-	Prog	gressive Courses	-Nil-					
Course Offering Depa	artment	(	Chemical Engineering		Data Book / Codes/Standards								

Course Learn	Course Learning Rationale (CLR): The purpose of learning this course is to:						Progr	am O	utcon	nes (Po	0)				
CLR-1:	Understand the role and types of thin film	ns in semiconductor devices		1	2	3	4	5	6	7	8	9	10	11	12
CLR-2:	Describe and compare various PVD tech	niques		13			J.					,			
CLR-3:	Understand the working principles and variants of CVD				S	int of	ions o sr	ge				n Work		& Finance	ъp
CLR-4:	Explain the fundamentals of epitaxial film		g Kno	Analysis	elopme	vestiga robler	Tool Usage	er and	nt &		& Team	cation	t. & Fi	earnin	
CLR-5:	Select appropriate characterization method		Engineering Knowledge		Design/development solutions	Conduct investigations of complex problems	em To	engineer	Environment	cs	Individual	Communication	Project Mgt.	Life Long Learning	
Course Outc	Course Outcomes (CO):  At the end of this course, learners will be able to:			Engi	Problem	Desi solu	Conc	Modem	The	Envi	Ethics	Indiv	Con	Proje	Life
CO-1:	Identify and differentiate deposition techniq	ues based on mechanism and applications		2				3							
CO-2:	Analyze the influence of deposition parameters on film characteristics					2		3							
CO-3:	Evaluate suitability of CVD and ALD for semiconductor process steps					2		2							
CO-4:	Apply epitaxial techniques to high-performance device fabrication			1		2									
CO-5:	Relate thin film properties to device performance and reliability					2									

# Module - 1: Fundamentals of Thin Film Growth and Deposition Principles

9 Hours

Introduction to Thin Films: Definition, Applications in Semiconductors—Nucleation Theory and Surface Diffusion—Film Thickness Control and Uniformity Considerations—Vacuum Technology Basics: Pumping systems, Gauges, Pressure regimes—Deposition System Design: Chambers, Substrate holders, Gas delivery—Substrate Preparation and Surface Conditioning—Classification of Deposition Techniques.

# Module -2: Physical Vapor Deposition (PVD)

9 Hours

Fundamentals of PVD and Thin Film Evaporation—Thermal Evaporation Techniques and Source Materials—Electron Beam Evaporation: Working and Applications—Sputtering Process: DC and RF Sputtering—Magnetron Sputtering and Reactive Sputtering—High-Power Impulse Magnetron Sputtering (HiPIMS)—Ion Beam Assisted Deposition and Ion Plating—Process Parameters: Pressure, Power, Substrate Bias, Temperature—Applications of PVD in Metallization and Barrier Layers.

# Module -3: Chemical Vapor Deposition (CVD)

9 Hours

Overview of CVD and Reaction Chemistry—Thermal CVD and Low Pressure CVD (LPCVD)—Plasma-Enhanced CVD (PECVD): Mechanisms and Reactor Design—Metal Organic CVD (MOCVD): Precursor Chemistry and Applications

#### Module -4: Atomic Layer Deposition (ALD)

9 Hours

Atomic Layer Deposition (ALD): Self-Limiting Growth Concept—ALD Process Examples: High-k Dielectrics, Conformal Layers in Vias—Area-Selective ALD and Spatial ALD—Process Design and Delivery Systems in ALD—Process Challenges: Step coverage, Film Conformality, and Throughput.

#### Module -5: Epitaxial Growth and Advanced Deposition Techniques

9 Hours

Introduction to Epitaxy: Crystalline Quality and Applications—Vapor Phase Epitaxy (VPE) and Selective Epitaxia(SEG)—Molecular Beam Epitaxy (MBE): UHV Conditions, Effusion Cells—MOCVD for Compound Semiconductors (e.g., GaN, GaAs)—Growth of Heterostructures and Quantum Wells—Emerging Techniques: Pulsed Laser Deposition (PLD), Cluster Beam Deposition.

Learning
-
Resources

- 1. R.F. Bunshah, "Handbook of Deposition Technologies for Films and Coatings", Elsevier, 2nd Edition, 1994.
- 2. Gary S. May & Simon M. Sze, "Fundamentals of Semiconductor Fabrication", Wiley, 2003.
- 3. John A. Venables, "Introduction to Surface and Thin Film Processes", Cambridge, 2010.
- 4. Yoshio Nishi (Ed.), "Handbook of Semiconductor Manufacturing Technology", CRC Press, 2007.

		Continuous Learnin	ng Assessment (CLA) -	By the Course Facult	ty	By The CoE					
	Bloom's Level of	Formative CLA-I Average of unit test		g Learning actice (10%)	<b>Summative</b> Final Examination (40% weightage)						
	Thinking	Theory	Practice	Theory	Practice	Theory	Practice				
Level 1	Remember	30%	-	30%	-	30%	-				
Level 2	Understand	30%	-	30%	-	30%	-				
Level 3	Apply	20%	-	20%	-	20%	-				
Level 4	Analyze	20%	-	20%	-	20%	-				
Level 5	Evaluate		-		-		-				
Level 6	Create	-	-	-	-	-	-				
	Total	100%		100%		100%					

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
Mr. N. Nagarajan, Vice President Engineering, EPCOGEN Pvt Ltd	Dr. S. Sundaramoorthy, Professor, Puducherry Technological University	Dr. S. Anandhakumar

0 0 1	21146112215	C. N	ADVANCED MATERIALS AND		Г	FI C	L	T	P	С
Course Code	21MCH231E	Course Name	CHARACTERIZATION IN SEMICONDUCTOR MANUFACTURING	Course Category	Е	Elective	3	0	0	3

Pre-requisite Courses	-Nil-	Co-requisite Courses	-Nil-	Progressive Courses	-Nil-
Course Offering Department Chemical Engineering		hemical Engineering	Data Book / Codes/Standards		

Course Le	arning Rationale (CLR):	The purpose of learning this course is to:						
CLR-1:	Understand basic materials properties critical t	o semiconductor performance						
CLR-2:	Familiarity with new material systems beyond	traditional silicon						
CLR-3:	Gain insight into thin film growth and etching	principles						
CLR-4:	Develop ability to select and apply appropriate	c characterization tools						
CLR-5:	Analyze reliability issues related to materials a	and processes						
Course Ou	tcomes (CO):	At the end of this course, learners will be able to:						
CO-1:	Relate material properties to process requirement	ents and integration						
CO-2:	Understand material selection criteria for vario	ous device nodes						
CO-3:	Understand process-microstructure-property re	elationships						
CO-4:	Interpret material analysis results for process monitoring							
CO-5:	Apply statistical and metrology tools for yield improvement							

			P	rogram	Outcor	nes (P	O)				
1	2	3	4	5	6	7	8	9	10	11	12
Engineering	Problem Analysis	Design/development of	Conduct investigations of complex problems	Modem Tool Usage	The engineer and	Environment &	Ethics	Individual & Team	Communication	Project Mgt. & Finance	Life Long Leaming
1				2							
		2		3							
		2		3							
2		2									
1		2									

# Module - 1: Fundamentals of Semiconductor Materials and Process Integration

9 Hours

Crystal structures and bonding in semiconductors—Doping and defects in crystalline semiconductors—Electrical, optical, and thermal properties of materials—Overview of semiconductor device process flow—Role of materials in process integration.

#### Module -2: Advanced Materials in Semiconductor Devices

9 Hours

High-k and low-k dielectrics—Metal gate materials—III-V and 2D materials (GaN, InP, MoS<sub>2</sub>, graphene)—Ferroelectric and phase-change materials—Emerging channel materials (e.g., Ge, SiGe, FinFETs, GAA).

#### Module -3: Thin Film Deposition and Etching Techniques

9 Hours

Physical and chemical vapor deposition (PVD, CVD, ALD)—Atomic layer deposition and epitaxy—Etching technologies: plasma etching, reactive ion etching (RIE)—Surface preparation and cleaning.

#### Module -4: Materials Characterization Techniques

9 Hours

Film Thickness and Uniformity Measurements: Profilometry, Ellipsometry—Surface and Interface Analysis: XPS, AES, AFM—Structural Characterization: XRD, TEM, SEM—Electrical Properties: Four-Point Probe, Hall Effect—Optical Properties: UV-Vis-NIR Spectroscopy, Photoluminescence—Stress and Adhesion Testing in Thin Films in semiconductor fabs.

#### Module -5: Reliability, Defect Analysis, and Process Control

9 Hours

Defect identification and failure analysis (FIB, EBIC, CL)—Reliability testing (BTI, TDDB, HCI)—Cleanroom protocols and contamination control—SPC, process windows, and yield analysis.

Learning
Resources

- E. Machlin, "Materials Science in Microelectronics", Elsevier, Vol. 1, 2005.
   Gary S. May and Simon M. Sze, "Fundamentals of Semiconductor Fabrication", Wiley, 2003.
- 3. Gary E. McGuire, "Characterization of Semiconductor Materials", William Andrew, 1st Edition, 1990.
- 4. Hong Xiao, "Introduction to Semiconductor Manufacturing Technology", SPIE Press, 2012.

		Continuous Learnin	g Assessment (CLA) -	By the Course Facul	ty	By The CoE			
	Bloom's Level of	Formative CLA-I Average of unit test	(50%)		g Learning actice (10%)	<b>Summative</b> Final Examination (40% weightage)			
	Thinking	Theory	Practice	Theory	Practice	Theory	Practice		
Level 1	Remember	30%	-	30%	-	30%	-		
Level 2	Understand	30%	-	30%	-	30%	-		
Level 3	Apply	20%	-	20%	-	20%	-		
Level 4	Analyze	20%	-	20%	-	20%	-		
Level 5	Evaluate		-		-	-	-		
Level 6	Create	-	-	-	-	-	-		
	Total	100%		100%		100%			

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
Mr. N. Nagarajan, Vice President Engineering, EPCOGEN Pvt Ltd	Dr. S. Sundaramoorthy, Professor, Puducherry Technological University	Dr. S. Anandhakumar

SEMICONDUCTORS  Course Category  Elective  3   0   0	Causea Cada	21MCH232E	Cauraa Nama	LEAN MANUFACTURING PRACTICES OF	Caura Catagory	E	Elective	L	T	P	C
	Course Code	ZIMCH232E	Course Name	SEMICONDUCTORS	Course Category E Elective	Elective	3	0	0	3	

Pre-requisite Courses	-Nil-	Co-requisite Courses -	Nil-	Progressive Courses	-Nil-
Course Offering Department		Chemical Engineering	Data Book / Codes/Standards		

Course Learning	g Rationale (CLR):	The purpose of learning this course is to:		
CLR-1:	Understand the tools and safety process in	n clean rooms		
CLR-2:	Understand the detailed setting up of clean rooms and contamination prevention strategy			
CLR-3:	To learn about the procedure of cleaning and etching of clean rooms			
CLR-4:	Understand the basics of semiconductor manufacturing technology			
CLR-5:	Illustration on modern semiconductor manufacturing technology			

Course Outc	omes (CO):	At the end of this course, learners will be able to:			
CO-1: Demonstrate clean rooms, its protocols and tools used					
CO-2:	Apply personnel practices, contamination management strategies for cleaning rooms.				
CO-3:	Evaluate the process of dry and wet etching of wafers along with general cleaning procedures				
CO-4 :	Analyze and compare the conventional semiconductor manufacturing techniques				
CO-5:	Evaluate modern semiconductor manufacturing technology for its merits and demerits.				

1	2	3	4	5	6	7	8	9	10	1	1 2
Engineering Knowledge	Problem Analysis	Design/development of solutions	Conduct investigations of complex problems	Modern Tool Usage	The engineer and society	Environment & Sustainability	Ethics	Individual & Team Work	Communication	Project Mgt. & Finance	Life Long Learning
2		3									
1	3										
3	3										
		3			2						
			1	2							

Program Outcomes (PO)

# Module 1 : Introduction to Clean Rooms

9 Hour

Purpose of cleanrooms, Use of PPE for handling and storage of chemicals, Maintenance, Safety protocols, Overview of semiconductor manufacturing, Semiconductor material science-Ingot and wafer fabrication, Use of tools in cleanrooms.

# Module 2 Construction of Clean Rooms

9 Hour

Contamination Control Strategies and Chemical Management, Access Control, Personnel Practices, and Safety Procedures, Automation, Maintenance, and Quality Assurance of clean

rooms, Classification of clean rooms

### Module 3: The Chemistry of Cleaning and Etching

9 Hour

Chemistry of wet cleaning-Introduction to Aqueous Cleaning, Cleaning by acids, The chemistry of wet etching- Silicon Dioxide Etching, Silicon Etching, Silicon Nitride Etching, Rinsing and drying, Overview of rising, Overview of drying, General cleaning and etching- Lifetime analysis of dilute chemistry wafer cleaning — Single wafer cleaning

#### Module 4: Semiconductor Manufacturing Technology

9 Hour

Photolithography- photoresist, pattern transfer- E beam lithography, Etching-wet and dry etching and doping-Diffusion and ion implantation, Physical and Chemical vapor deposition.

#### Module 5: Modern Semiconductor Manufacturing Technology

9 Hour

Atomic layer deposition, Electrodeposition, Fundamental of chemical mechanical planarization, Wafer thinning and singulation- Thinning process and equipment, Laser technology, Packaging – Wafer bumping and redistribution technology.

Learning Resources

- 1. R. E. Novak, J. Ruzyllo, Hattori, T, "Cleaning technology in semiconductor device manufacturing, Proceedings of sixth international conference", The Electrochemical Society USA. 2000.
- Karen A. Reinhardt, Richard F. Reidy, "Handbook of Cleaning in Semiconductor Manufacturing: Fundamental and Applications", Wiley online library, 2010.
- Hwaigu Geng, "Semiconductor manufacturing handbook", Second edition, McGraw-Hill Education, 2018.
- 4. Gary S May and Costas J Spanos, "Fundamentals of Semiconductor Manufacturing and Process control", Wiley Interscience, 2006.

	DI 1	Continu	ous Learning Assessn - By the Course Facul			By Th	ne CoE
	Bloom's Level of Thinking	<b>Formative</b> CLA-I Average of unit test	(50%)		g Learning actice (10%)		mative n (40% weightage)
		Theory	Practice	Theory	Practice	Theory	Practice
Level 1	Remember	30%	-	30%	-	30%	-
Level 2	Understand	30%	-	30%	-	30%	-
Level 3	Apply	20%	-	20%	-	20%	-
Level 4	Analyze	20%	-	20%	-	20%	-
Level 5	Evaluate		-		-	-	-
Level 6	Create	-	-	-	-	-	-
	Total	100%		10	00%	100	0%

Course Designers		
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts
Mr. N. Nagarajan, Vice President Engineering, EPCOGEN Pvt Ltd	Dr. S. Sundaramoorthy, Professor, Puducherry Technological University	Dr G Keerthiga, SRMIST

Course	21MCH222E	Course	OUALITY CONTROL IN CHIP MANUFACTURING	Course	E	ELECTIVE	L	T	P	(	,
Code	ZIMCH233E	Name	QUALITY CONTROL IN CHIP MANUFACTURING	Category	E	ELECTIVE	3	0	0	3	

Pre-requisite Courses	N	il	Co-requisite Courses	Nil	Progressive Courses	Nil
Course Offerin	g Department	Chei	mical Engineering	Data Book / Codes / Standards		Nil

Course L	earning Rationale	The purpose of learning this course is to:				
(CLR):						
CLR-1:	To build foundational under	standing of quality control principles, their relevance in chip manufacturing, and their mance.				
CLK-1:	impact on yield and perfor	mance.				
CLR-2:	To enable students to unders	stand the sources of contamination and techniques used to monitor and maintain control				
CLR-2:	To enable students to understand the sources of contamination and techniques used to monitor and maintain control over semiconductor fabrication processes.					
CLR-3:	To provide knowledge of va	rious inspection and metrology techniques critical to defect detection and process				
CLK-3.	improvement in chip fabrication.					
CLR-4:	To train students in basic yie	eld modeling, loss analysis, and understanding failure modes in semiconductor				
CLK-4.	devices.					
CLR-5:	To introduce students to ind	ustry practices for continuous quality improvement and effective problem-solving				
CLK-J.	methodologies.					

CLR-4:	To train students in basic yield modeling, loss analysis, and understanding failure modes in semiconductor devices.		Knowledge	,	it of so		society	ustainabi		Work		Finance	
CLR-5:	CLR-5: To introduce students to industry practices for continuous quality improvement and effective problem- solving methodologies.			alysis	evelopment of investigations	Usage	and so	& Sus		Team	tion	& Fine	arning
methodologies.				Ana	·	Tool	ineer	ıment		જ	ommunication	Mgt.	ng Lea
Course Outcomes (CO):		At the end of this course, learners will be able to:	Engineering	Problem	Design/de Conduct	Modem To	The engineer	Environm	Ethics	Individual	Comm	Project Mgt.	Life Long Learning
CO-1 :	CO-1: Explain the role and importance of quality control in semiconductor manufacturing and identify key parameters affecting product quality.				2								
CO-2 :	2: Describe and apply basic monitoring tools and interpret data for process control in semiconductor manufacturing.			3	2								
CO-3:	CO-3: Classify types of inspections used in fabs and evaluate their application for detecting manufacturing defects.				2								
CO-4:	Analyze wafer yield data, identify failure modes, and propose corrective actions.				2	2							
CO-5:	Apply quality tools and lean principles to identify process bottlenecks and suggest improvements in chip manufacturing.				2	2							

# Module 1: Introduction To Quality Control In Semiconductor Manufacturing

9 Hour

Program Outcomes (PO)

6

7 8 9

it & Sustainability

10 11 12

2

3

4

estigations of complex slopment of solutions

5

Overview of Semiconductor Manufacturing Processes, Need for Quality Control in Chip Fabrication, Historical Development of Quality in Microelectronics, Basic Quality Terminologies and Metrics, Yield, Defects, Process Variation and Control, Types of Defects in Semiconductor Manufacturing, Cleanroom Concepts, Quality Standards in Industry

# Module 2 : Contamination Control & Contamination Monitoring Techniques And Strategies

9 Hour

Fundamentals of Contamination Control, Sources of Contamination, Pertinent Standards, Electrostatic Discharge Methods, Fundamentals of ESD Control, ESD and Contamination Control, Concept of Statistical Process Control, Control Charts for Variables and Attributes, Process Capability Indices

Module 3: Defect Detection and Inspection Methods

9 Hour

Introduction to Wafer Inspection Techniques, Optical Inspection Systems, Scanning Electron Microscopy (SEM) and E-Beam Tools, Atomic Force Microscopy (AFM) Basics, Metrology Tools: CD-SEM, Profilometers, Defect Classification and Root Cause Analysis, Inline and End-of-Line Inspection Strategies, Automatic Defect Classification Overview

# Module 4: Yield Analysis and Failure Modes

9 Hour

Yield Models, Yield Loss Mechanisms and Pareto Analysis, Wafer Mapping and Bin Data Analysis, Failure Modes and Effects Analysis (FMEA), Reliability Testing Basics, Statistical Yield Prediction Techniques, Packaging Defects and Final Test Failures

# Module 5: Quality Improvement Strategies in Semiconductor Industry

9 Hour

Root Cause Analysis Tools, Lean Manufacturing Principles in Semiconductor Fabs, Six Sigma DMAIC Approach, Total Quality Management (TQM) in Fab Environments, Quality Audits and Continuous Improvement Cycles.

# Learning Resources

- 1. May, Gary S., and Costas J. Spanos. "Introduction to Semiconductor Manufacturing", John Wiley & Sons, 2006, ISBN: 0471784060.
- 2. Geng, Hwaiyu, Semiconductor Manufacturing Handbook, McGraw-Hill Education, New York, 2nd ed. (2018)
- 3. Roger W. Welker, R. Nagarajan, and Carl E. Newberg, "Contamination and ESD Control in High-Technology Manufacturing", IEEE Press, Wiley-Interscience, 2006

	Continuous Learning Assessment (CLA)						O		
	Bloom's Level of Thinking	Formative CLA-1 Average of unit test (50%)		Life-Long CL (10	A-2	Summative Final Examination (40% weightage)			
		Theory	Practice	Theory	Practice	Theory	Practice		
Level 1	Remember	30%	-	25%	-	30%	-		
Level 2	Understand	30%	-	25%	-	30%	-		
Level 3	Apply	20%	-	25%	-	20%	-		
Level 4	Analyze	20%	-	25%	-	20%	-		
Level 5	Evaluate	-	-	-	-	-	-		
Level 6	Create	-	-	-	-	-	-		
	Total	100 %		100 %		100 %			

Course Designers							
Experts from Industry	Experts from Higher Technical Institutions	Internal Experts					
Mr. N. Nagarajan, Vice President Engineering, EPCOGEN Pvt Ltd	Dr. S. Sundaramoorthy, Professor, Puducherry Technological University	V. Ganesh, SRM IST					